HIGHLY RELIABLE LOGICAL CIRCUIT
PURPOSE:To allow relief instantly by detecting oscillation failure of a logical circuit, by connecting a counter circuit provided with a reset function and an overflow detecting function to a feedback line of the logical circuit. CONSTITUTION:If an output signal 3 of a latch circuit consisting of NA...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | English |
| Published |
19.05.1982
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | PURPOSE:To allow relief instantly by detecting oscillation failure of a logical circuit, by connecting a counter circuit provided with a reset function and an overflow detecting function to a feedback line of the logical circuit. CONSTITUTION:If an output signal 3 of a latch circuit consisting of NAND gates 11, 12 is in oscillating state due to failure, since the output signal 3 is applied to a binary counter 14 of n bits as a trigger signal, the content of the binary counter 14 is summed by one at every period of oscillation. When the binary counter 14 overflows, the production of the overflow state is reported with an output signal 8 and the production of oscillation to the latch circuit is known. The binary counter 14 clears the content of counter at an arbitrary point of time with a reset signal 7. |
|---|---|
| AbstractList | PURPOSE:To allow relief instantly by detecting oscillation failure of a logical circuit, by connecting a counter circuit provided with a reset function and an overflow detecting function to a feedback line of the logical circuit. CONSTITUTION:If an output signal 3 of a latch circuit consisting of NAND gates 11, 12 is in oscillating state due to failure, since the output signal 3 is applied to a binary counter 14 of n bits as a trigger signal, the content of the binary counter 14 is summed by one at every period of oscillation. When the binary counter 14 overflows, the production of the overflow state is reported with an output signal 8 and the production of oscillation to the latch circuit is known. The binary counter 14 clears the content of counter at an arbitrary point of time with a reset signal 7. |
| Author | FUNATSU SHIGEHIRO TAKAHASHI MASANOBU |
| Author_xml | – fullname: TAKAHASHI MASANOBU – fullname: FUNATSU SHIGEHIRO |
| BookMark | eNrjYmDJy89L5WSQ9_B09_CJVAhy9fF0dPJxVfDxd_d0dvRRcPYMcg71DOFhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfFeAcGm5uaW5kZmjsZEKAEAZtsjQw |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences |
| ExternalDocumentID | JPS5779726A |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_JPS5779726A3 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 11:52:45 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_JPS5779726A3 |
| Notes | Application Number: JP19800155003 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19820519&DB=EPODOC&CC=JP&NR=S5779726A |
| ParticipantIDs | epo_espacenet_JPS5779726A |
| PublicationCentury | 1900 |
| PublicationDate | 19820519 |
| PublicationDateYYYYMMDD | 1982-05-19 |
| PublicationDate_xml | – month: 05 year: 1982 text: 19820519 day: 19 |
| PublicationDecade | 1980 |
| PublicationYear | 1982 |
| RelatedCompanies | NIPPON DENKI KK |
| RelatedCompanies_xml | – name: NIPPON DENKI KK |
| Score | 2.3544462 |
| Snippet | PURPOSE:To allow relief instantly by detecting oscillation failure of a logical circuit, by connecting a counter circuit provided with a reset function and an... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
| Title | HIGHLY RELIABLE LOGICAL CIRCUIT |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19820519&DB=EPODOC&locale=&CC=JP&NR=S5779726A |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ7UatSbVo31ycFwI0IXWDgQYxcQSB8EqamnhqVL0kttLMa_74C0etHbPpLZ3Ulmv5ndeQDciYJXacOIgvaPqujUMhRuZVRBsKC5Odc4saoA5-HIDCZ6NDWmLVhsYmHqPKGfdXJElKgc5b2s7-vVzyOWW_tWru_5AofeHvzUceX5d7gYwhlqJLLbd7x47I6ZzJgTxfIocZ4NSm3aMx93YBe1aFp5f3kv_SooZfUbUfwj2IuR2LI8hpZYduCAbQqvdWB_2Px3Y7MRvfUJ3AbhUzB4lRIPre_-wJOaKgYSCxM2CdNTkHwvZYGCK822p5pF8XZP5AzaaOyLc5BUSklmaxkhXNd7BeeUCmGJXMVeRtWiC90_yVz8M3cJhxV7qn9vzb6Cdvn-Ia4RTkt-UzPiC0ScddQ |
| link.rule.ids | 230,309,783,888,25578,76884 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ7Uaqw3rZrWVzkYbkQo0KUHYuwCAgIlSE09EZZuk15qYzH-fQdsqxe97SOZ3Z1kdmZ29psBuOVzVqUNUyX0f2RJI4YuMSMnEioLUgxmClONCuAcRgN3ovlTfdqAxRYLU-cJ_ayTI6JEFSjvZX1fr34esaz6b-X6ji1w6O3eSU1LnH3DxVCdoUUiWiPTjsfWmIqUmn4sRon5rBMyJP3Bwx7so4VtVGn27ZdRBUpZ_dYozjEcxEhsWZ5Agy_b0KLbwmttOAw38W5sbkRvfQo913t0g1chsdH7HgW2sKliIFAvoRMvPQPBsVPqSrhStjtV5se7Pann0ERnn3dAkAlR86GSqyrTtP6cMUI4N3ghYy8n8rwL3T_JXPwz14OWm4ZBFnjR0yUcVayqYuDK8Aqa5fsHv0bVWrKbmilf8X94xA |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=HIGHLY+RELIABLE+LOGICAL+CIRCUIT&rft.inventor=TAKAHASHI+MASANOBU&rft.inventor=FUNATSU+SHIGEHIRO&rft.date=1982-05-19&rft.externalDBID=A&rft.externalDocID=JPS5779726A |