INTERLOCKING DATA PROCESSOR IN ELECTRONIC INTERLOCKING SYSTEM
PURPOSE:To cope with the construction and change of a system quickly and reduce cost by taking measures such as preparation of a functional data file which is a table in which data of an interlocking data base controlled one- dimensionally is functional data in each section. CONSTITUTION:A functiona...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English |
Published |
22.11.1994
|
Edition | 5 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | PURPOSE:To cope with the construction and change of a system quickly and reduce cost by taking measures such as preparation of a functional data file which is a table in which data of an interlocking data base controlled one- dimensionally is functional data in each section. CONSTITUTION:A functional data preparation section 20 generates and accumulates functional data which is transmitted from data of an interlocking data base to prepare a functional data file. Also, a functional internal data check section 30 compares and checks data in which data of the functional data file is converted reversely with original data in the interlocking data base to output the result. Further, a transmission data check section 40 compares and checks reversely transferred data in which each transmitted functional data is transferred reversely from CPU for function in each section with functional data in which functional data file is transmitted to output the result. A data confirmation check section 50 compares and checks data in which reversely transferred data in converted reversely with original data in interlocking data base to output the result. |
---|---|
AbstractList | PURPOSE:To cope with the construction and change of a system quickly and reduce cost by taking measures such as preparation of a functional data file which is a table in which data of an interlocking data base controlled one- dimensionally is functional data in each section. CONSTITUTION:A functional data preparation section 20 generates and accumulates functional data which is transmitted from data of an interlocking data base to prepare a functional data file. Also, a functional internal data check section 30 compares and checks data in which data of the functional data file is converted reversely with original data in the interlocking data base to output the result. Further, a transmission data check section 40 compares and checks reversely transferred data in which each transmitted functional data is transferred reversely from CPU for function in each section with functional data in which functional data file is transmitted to output the result. A data confirmation check section 50 compares and checks data in which reversely transferred data in converted reversely with original data in interlocking data base to output the result. |
Author | TANIGUCHI GORO SHIMAZOE TOSHIYUKI |
Author_xml | – fullname: TANIGUCHI GORO – fullname: SHIMAZOE TOSHIYUKI |
BookMark | eNrjYmDJy89L5WSw9fQLcQ3y8Xf29vRzV3BxDHFUCAjyd3YNDvYPUvD0U3D1cXUOCfL383RWQFEZHBkc4urLw8CalphTnMoLpbkZFN1cQ5w9dFML8uNTiwsSk1PzUkvivQI8DMyMjQwNDSwcjYlRAwBrgiwe |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
Edition | 5 |
ExternalDocumentID | JPH06321108A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JPH06321108A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 11:16:32 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JPH06321108A3 |
Notes | Application Number: JP19930108262 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941122&DB=EPODOC&CC=JP&NR=H06321108A |
ParticipantIDs | epo_espacenet_JPH06321108A |
PublicationCentury | 1900 |
PublicationDate | 19941122 |
PublicationDateYYYYMMDD | 1994-11-22 |
PublicationDate_xml | – month: 11 year: 1994 text: 19941122 day: 22 |
PublicationDecade | 1990 |
PublicationYear | 1994 |
RelatedCompanies | KYOSAN ELECTRIC MFG CO LTD |
RelatedCompanies_xml | – name: KYOSAN ELECTRIC MFG CO LTD |
Score | 2.444373 |
Snippet | PURPOSE:To cope with the construction and change of a system quickly and reduce cost by taking measures such as preparation of a functional data file which is... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ENSURING THE SAFETY OF RAILWAY TRAFFIC GUIDING RAILWAY TRAFFIC PERFORMING OPERATIONS PHYSICS RAILWAYS TRANSPORTING |
Title | INTERLOCKING DATA PROCESSOR IN ELECTRONIC INTERLOCKING SYSTEM |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19941122&DB=EPODOC&locale=&CC=JP&NR=H06321108A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4MwEL_M-fmm6KLzI5gY3ogBioEHYlhhbssGhKGZTwvtukQf2CIY_32Pujl90Ne2uVwv-fXu2rtfAW5si8xthI3OmCF04lpEZ3Wtq0VmuUuIYFwyMY2iu94jGUzsSQNe170wkif0Q5IjIqI44r2S5_Vyc4kVyNrK8pa94NDivpt5gTZbtYsRDB9MLeh4YRIHMdUo9QaJFqVeD11xnes4_hZsYxjt1OV_4VOn7kpZ_nQp3UPYSVBaUR1BQxQK7NP1z2sK7I1WD94K7MoKTV7i4AqF5TF88dgOY4qp94Ma-JmvJmlM0ZRxqvYjNRyGNEvjqE_VXyvHz-MsHJ3AdTfMaE9Hjabf258Oko3yVguaxaIQp6ByJ8eM0jFzbqFhXZ5z5gpho4kdjPHM-Rm0_5bT_m_yHA4kY7Bh6KZ5Ac3q7V1couut2JW02SeEXoL- |
link.rule.ids | 230,309,786,891,25585,76894 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8MwDLbGeIwbDBCMV5FQbxVam6L2UKEt7ehGX-oKGqepyTIJDt3Eivj7uGFjcIBrElmOpS-2E_sLwLVpkKmJsNEYawuN2AbRWFXrapBJbhMiGJdMTGF06z-Swcgc1eB11QsjeUI_JDkiIooj3kt5Xs_Xl1iurK1c3LAXHJrd9TLHVSfLdjGC4YOuul3HS2I3piqlziBRo9Tx0RVXuY7V2YBNDLHtimffe-pWXSnzny6ltwdbCUoryn2oiaIJDbr6ea0JO-HywbsJ27JCky9wcInCxQF88dgGMcXU-15xO1lHSdKYoinjVOlHihd4NEvjqE-VXyuHz8PMCw_hqudl1NdQo_H39seDZK28cQT1YlaIY1C4lWNGaek5N9CwNs85s4Uw0cQWxnj69ARaf8tp_Td5CQ0_C4Nx0I8eTmFXsge325qun0G9fHsX5-iGS3Yh7fcJ1GeF8Q |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTERLOCKING+DATA+PROCESSOR+IN+ELECTRONIC+INTERLOCKING+SYSTEM&rft.inventor=TANIGUCHI+GORO&rft.inventor=SHIMAZOE+TOSHIYUKI&rft.date=1994-11-22&rft.externalDBID=A&rft.externalDocID=JPH06321108A |