MEMORY SYSTEM AND CONTROL METHOD

To provide a memory system capable of maintaining data such as a previously written low-order page even when an instantaneous interruption occurs in the middle of a program during writing of high-order pages of a multi-value memory and the like, and a control method.SOLUTION: A memory system compris...

Full description

Saved in:
Bibliographic Details
Main Author TADOKORO MITSUNORI
Format Patent
LanguageEnglish
Japanese
Published 03.04.2024
Subjects
Online AccessGet full text

Cover

Loading…
Abstract To provide a memory system capable of maintaining data such as a previously written low-order page even when an instantaneous interruption occurs in the middle of a program during writing of high-order pages of a multi-value memory and the like, and a control method.SOLUTION: A memory system comprises: a non-volatile storage unit configured by arranging a plurality of memory cells which include a plurality of pages and which can store multi-value data; a correction processing unit which can error-correct the data stored in the storage unit in units of pages; and a controller which writes multi-value data in the storage unit and reads the written multi-value data from the storage unit. The controller manages the storage positions of the multi-value data stored in the storage unit, detects only the lowest-order pages in which data is stored among the plurality of pages, causes the correction processing unit to generate an error correction code which treats all the detected pages as one frame, and writes an error correction code in a page which can be written following a page constituting one page among the lowest-order pages.SELECTED DRAWING: Figure 5B 【課題】多値メモリの上位ページ書き込み中等プログラムの途中で瞬電が発生した場合でも、先に書き込まれた下位ページ等のデータを維持することのできるメモリシステム及び制御方法を提供する。【解決手段】複数のページを有し多値データを記憶可能な複数のメモリセルが複数配列して構成される不揮発性の記憶部と、記憶部に記憶されたデータをページ単位で誤り訂正可能な訂正処理部と、記憶部への多値データの書き込み、及び、記憶部から書き込んだ多値データの読み出しを行うコントローラと、を有する。そして、コントローラは、記憶部に記憶された多値データの格納位置を管理し、複数のページのうち最も下位のページのみにデータが記憶されているページを検出し、検出されたページすべてを1つのフレームとした誤り訂正符号を訂正処理部に生成させ、最も下位のページのうち1つのフレームを構成するページに続いて書き込み可能であるページに誤り訂正符号を書き込む。【選択図】図5B
AbstractList To provide a memory system capable of maintaining data such as a previously written low-order page even when an instantaneous interruption occurs in the middle of a program during writing of high-order pages of a multi-value memory and the like, and a control method.SOLUTION: A memory system comprises: a non-volatile storage unit configured by arranging a plurality of memory cells which include a plurality of pages and which can store multi-value data; a correction processing unit which can error-correct the data stored in the storage unit in units of pages; and a controller which writes multi-value data in the storage unit and reads the written multi-value data from the storage unit. The controller manages the storage positions of the multi-value data stored in the storage unit, detects only the lowest-order pages in which data is stored among the plurality of pages, causes the correction processing unit to generate an error correction code which treats all the detected pages as one frame, and writes an error correction code in a page which can be written following a page constituting one page among the lowest-order pages.SELECTED DRAWING: Figure 5B 【課題】多値メモリの上位ページ書き込み中等プログラムの途中で瞬電が発生した場合でも、先に書き込まれた下位ページ等のデータを維持することのできるメモリシステム及び制御方法を提供する。【解決手段】複数のページを有し多値データを記憶可能な複数のメモリセルが複数配列して構成される不揮発性の記憶部と、記憶部に記憶されたデータをページ単位で誤り訂正可能な訂正処理部と、記憶部への多値データの書き込み、及び、記憶部から書き込んだ多値データの読み出しを行うコントローラと、を有する。そして、コントローラは、記憶部に記憶された多値データの格納位置を管理し、複数のページのうち最も下位のページのみにデータが記憶されているページを検出し、検出されたページすべてを1つのフレームとした誤り訂正符号を訂正処理部に生成させ、最も下位のページのうち1つのフレームを構成するページに続いて書き込み可能であるページに誤り訂正符号を書き込む。【選択図】図5B
Author TADOKORO MITSUNORI
Author_xml – fullname: TADOKORO MITSUNORI
BookMark eNrjYmDJy89L5WRQ8HX19Q-KVAiODA5x9VVw9HNRcPb3Cwny9wHKhHj4u_AwsKYl5hSn8kJpbgYlN9cQZw_d1IL8-NTigsTk1LzUknivACMDIxMDEzMjY0tHY6IUAQAhVSQs
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate メモリシステム、制御方法
ExternalDocumentID JP2024046239A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2024046239A3
IEDL.DBID EVB
IngestDate Fri Aug 09 05:00:47 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2024046239A3
Notes Application Number: JP20220151503
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240403&DB=EPODOC&CC=JP&NR=2024046239A
ParticipantIDs epo_espacenet_JP2024046239A
PublicationCentury 2000
PublicationDate 20240403
PublicationDateYYYYMMDD 2024-04-03
PublicationDate_xml – month: 04
  year: 2024
  text: 20240403
  day: 03
PublicationDecade 2020
PublicationYear 2024
RelatedCompanies KIOXIA CORP
RelatedCompanies_xml – name: KIOXIA CORP
Score 3.6659186
Snippet To provide a memory system capable of maintaining data such as a previously written low-order page even when an instantaneous interruption occurs in the middle...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title MEMORY SYSTEM AND CONTROL METHOD
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240403&DB=EPODOC&locale=&CC=JP&NR=2024046239A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_m_HzTqqhTKSJ9K6Y2dutDka0flGKb0lXZnkbWNaCCDlvx3_caOt3THpODS3Jw98vHL3cAt6VoypELonPLtnRqEa5zYix0sRB9zhFRRNncd8SJFT7TaPIw6cD76i-MzBP6I5MjokcV6O-1jNfL_0ssT3Irq7v5K3Z9Pga542nt6RjhiRJT80aOnzKPuZrrOlGqJVkrQ6y3h1uwjfvofsP_8l9GzbeU5TqmBIewk6K6j_oIOm9cgX13VXpNgb24ffFWYFdSNIsKO1s3rI5Bjf2YZVN1PB3nfqwOE091WZJn7Akleci8E7gJ_NwNdRx09rfEWZSuTdA8hS6e_cszUJvkNqUgnNr3BaVo7cGgtDBWclEQoxDGOfQ2KLrYKO3BQdOSNBTzErr113d5hQhbz6-lZX4BuIt7nQ
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT4NADG_m_Jhvihp1fhBjeCOCIMIDMRsfQQSObGi2J3JjXKImugjGf99yYbqnvbZJ765J-7v22h7Adcma78iZIlPDMmTdUKhMFXUuszm7pxQRhZVNviNOjOBZDyd3kw68L3th-JzQHz4cES2qQHuvub9e_CexXF5bWd3MXpH0-eBntiu10THCk65okju0vZS4xJEcxw5TKRm1PMR6a7ABm3jHNptB-97LsGlLWaxiir8HWymK-6j3ofNGBeg5y6_XBNiJ2xdvAbZ5iWZRIbE1w-oAxNiLyWgqjqfjzIvFQeKKDkmyEYmQkwXEPYQr38ucQMZF878j5mG6skHtCLoY-5fHIDbDbUqmUN26LXQdtW2apYG-krJCUQumnkB_jaDTtdxL6AVZHOXRY_LUh92Gw0tStDPo1l_f5TmibT274Fr6Baw_fo0
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MEMORY+SYSTEM+AND+CONTROL+METHOD&rft.inventor=TADOKORO+MITSUNORI&rft.date=2024-04-03&rft.externalDBID=A&rft.externalDocID=JP2024046239A