RECEIVING CIRCUIT
To provide a receiving circuit that is suppressed in deterioration in noise characteristics thereof within a range of small input current, and furthermore can suppress increase in offset of a differential signal.SOLUTION: A receiving circuit comprises: a first transimpedance amplifier that receives...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
03.04.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | To provide a receiving circuit that is suppressed in deterioration in noise characteristics thereof within a range of small input current, and furthermore can suppress increase in offset of a differential signal.SOLUTION: A receiving circuit comprises: a first transimpedance amplifier that receives a first input current and outputs a first voltage; a second transimpedance amplifier that receives a second input current and outputs a second voltage; a first reference voltage circuit that generates a first reference voltage depending on a first feedback current; a second reference voltage circuit that generates a second reference voltage depending on a third feedback current; first and second offset control circuits; and a differential amplifier circuit that outputs a differential signal depending on the first and second voltages. The first offset control circuit adjusts the first feedback current depending on an average voltage value of the first voltage, or alternatively, subtracts a second feedback current from the first input current. The second offset control circuit adjusts the third feedback current depending on an average voltage value of the second voltage, or alternatively, subtracts a fourth feedback current from the second input current.SELECTED DRAWING: Figure 1
【課題】入力電流値が小さい範囲での雑音特性の劣化を抑制しつつ、差動信号のオフセットの増加を抑制可能な受信回路を提供する。【解決手段】受信回路は、第1入力電流を受け、第1電圧を出力する第1トランスインピーダンスアンプと、第2入力電流を受け、第2電圧を出力する第2トランスインピーダンスアンプと、第1帰還電流に応じて第1参照電圧を生成する第1参照電圧回路と、第3帰還電流に応じて第2参照電圧を生成する第2参照電圧回路と、第1および第2オフセット制御回路と、第1および第2電圧に応じて差動信号を出力する差動増幅回路を有する。第1オフセット制御回路は、第1電圧の平均電圧値に応じて第1帰還電流を調整し、または第1入力電流から第2帰還電流を減算する。第2オフセット制御回路は、第2電圧の平均電圧値に応じて第3帰還電流を調整し、または第2入力電流から第4帰還電流を減算する。【選択図】図1 |
---|---|
Bibliography: | Application Number: JP20210153449 |