BIPOLAR TRANSISTOR

To provide a bipolar transistor which is suitable for reducing a base resistance and an inter-base corrector junction capacitance, and can improve performance improvement in a high frequency region.SOLUTION: An emitter mesa and a base electrode are arranged on a base mesa on a substrate. A base wiri...

Full description

Saved in:
Bibliographic Details
Main Author TAKAHASHI SHINNOSUKE
Format Patent
LanguageEnglish
Japanese
Published 02.07.2020
Subjects
Online AccessGet full text

Cover

Loading…
Abstract To provide a bipolar transistor which is suitable for reducing a base resistance and an inter-base corrector junction capacitance, and can improve performance improvement in a high frequency region.SOLUTION: An emitter mesa and a base electrode are arranged on a base mesa on a substrate. A base wiring on the base electrode is connected to the base electrode via a vase opening. The emitter mesa contains a plurality of emitter fingers each having a long flat shape in one direction. Each emitter finger contains first and second emitter fingers, the base opening is arranged in a longitudinal direction from one end part of the first emitter finger at intervals, and is not arranged in a region where the second emitter finger is extended in the longitudinal direction. The end part on the base opening side of the second emitter finger is projected in the longitudinal direction from the end part of the base opening side of the first emitter finger.SELECTED DRAWING: Figure 1 【課題】ベース抵抗及びベースコレクタ間接合容量を低減させるのに適し、高周波領域における性能改善を図ることが可能なバイポーラトランジスタを提供する。【解決手段】基板上のベースメサの上にエミッタメサ及びベース電極が配置されている。ベース電極の上のベース配線が、ベース開口を通ってベース電極に接続されている。エミッタメサは、一方向に長い平面形状を持つ複数のエミッタフィンガーを含む。エミッタフィンガーは、第1、第2エミッタフィンガーを含み、ベース開口は、第1エミッタフィンガーの一方の端部から長手方向に間隔を隔てて配置されており、第2エミッタフィンガーを長手方向に延長した領域には配置されていない。第2エミッタフィンガーのベース開口側の端部は第1エミッタフィンガーのベース開口側の端部より長手方向に向かって突出している。【選択図】図1
AbstractList To provide a bipolar transistor which is suitable for reducing a base resistance and an inter-base corrector junction capacitance, and can improve performance improvement in a high frequency region.SOLUTION: An emitter mesa and a base electrode are arranged on a base mesa on a substrate. A base wiring on the base electrode is connected to the base electrode via a vase opening. The emitter mesa contains a plurality of emitter fingers each having a long flat shape in one direction. Each emitter finger contains first and second emitter fingers, the base opening is arranged in a longitudinal direction from one end part of the first emitter finger at intervals, and is not arranged in a region where the second emitter finger is extended in the longitudinal direction. The end part on the base opening side of the second emitter finger is projected in the longitudinal direction from the end part of the base opening side of the first emitter finger.SELECTED DRAWING: Figure 1 【課題】ベース抵抗及びベースコレクタ間接合容量を低減させるのに適し、高周波領域における性能改善を図ることが可能なバイポーラトランジスタを提供する。【解決手段】基板上のベースメサの上にエミッタメサ及びベース電極が配置されている。ベース電極の上のベース配線が、ベース開口を通ってベース電極に接続されている。エミッタメサは、一方向に長い平面形状を持つ複数のエミッタフィンガーを含む。エミッタフィンガーは、第1、第2エミッタフィンガーを含み、ベース開口は、第1エミッタフィンガーの一方の端部から長手方向に間隔を隔てて配置されており、第2エミッタフィンガーを長手方向に延長した領域には配置されていない。第2エミッタフィンガーのベース開口側の端部は第1エミッタフィンガーのベース開口側の端部より長手方向に向かって突出している。【選択図】図1
Author TAKAHASHI SHINNOSUKE
Author_xml – fullname: TAKAHASHI SHINNOSUKE
BookMark eNrjYmDJy89L5WQQcvIM8PdxDFIICXL0C_YMDvEP4mFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgZGBoYGRqYWho7GRCkCAE3zIFc
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate バイポーラトランジスタ
ExternalDocumentID JP2020102581A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2020102581A3
IEDL.DBID EVB
IngestDate Fri Jul 19 14:27:24 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2020102581A3
Notes Application Number: JP20180241230
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200702&DB=EPODOC&CC=JP&NR=2020102581A
ParticipantIDs epo_espacenet_JP2020102581A
PublicationCentury 2000
PublicationDate 20200702
PublicationDateYYYYMMDD 2020-07-02
PublicationDate_xml – month: 07
  year: 2020
  text: 20200702
  day: 02
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies MURATA MFG CO LTD
RelatedCompanies_xml – name: MURATA MFG CO LTD
Score 3.4023137
Snippet To provide a bipolar transistor which is suitable for reducing a base resistance and an inter-base corrector junction capacitance, and can improve performance...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title BIPOLAR TRANSISTOR
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200702&DB=EPODOC&locale=&CC=JP&NR=2020102581A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTRJsUxMTTLQTU0xSNQ1SbUwBuY5i0TdNOPkNNBhLOZpieAFsn5mHqEmXhGmEUwM2bC9MOBzQsvBhyMCc1QyML-XgMvrAsQglgt4bWWxflImUCjf3i3E1kUN2jsGDbwZGKm5ONm6Bvi7-DurOTvbegWo-QWB5YB1qamFoSMzAyuoHQ06aN81zAm0LaUAuU5xE2RgCwAal1cixMCUlSjMwOkMu3pNmIHDFzrjDWRCM1-xCIOQk2eAv49jkEJIkKNfsGdwiH-QKIOSm2uIs4cu0PB4uFfivQKQHGIsxsAC7OOnSjAopJhbJgJbapaJ5onmoHnZRKMkS8NEC3NzYLmYlGhoIMkgjccgKbyy0gxcIB54jamRDANLSVFpqiywJi1JkgOHAABY53RK
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ7Uaqw3WzXV-miM4UaEQl04EMOjBJACoWh6I0sLiZpoYzH-fWc3VHvqbbOTTHY3-eY9swB3VF3qtCwksVxKVFRLTUHMaVSslEXFhrGQivIC2ejBe1aD-XjegvdNLwyfE_rDhyMiohaI95rL69V_EMvhtZXr--IVtz4f3cxwhMY7ZoE3aSQ4ljFJYie2Bds2gkSIUk5DXTrWZHMP9gkbz8tspxeLtaWstnWKewwHCbL7qLvQeqM96Nibr9d6cDhtMt64bMC3PoGu5SdxaKbDLDWjmT_L4vQUbt1JZnsiMs__rpIHydZBlDNoo49f9mG4JDpFS02nhBKWl6WjQpepRgjKxYLK0jkMdjC62Em9gY6XTcM89KOnARwxCq83HV1Cu_76Lq9Qq9bFNX-NX_Dpdzc
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=BIPOLAR+TRANSISTOR&rft.inventor=TAKAHASHI+SHINNOSUKE&rft.date=2020-07-02&rft.externalDBID=A&rft.externalDocID=JP2020102581A