IMAGE FORMATION DEVICE

To suppress increase in circuit scale, and to highly accurately control variation in quantity of light in each semiconductor chip.SOLUTION: A light exposure head 106 includes: surface light-emitting element array chips 1-29; and a drive voltage generating part 414 outputting drive voltage to the sur...

Full description

Saved in:
Bibliographic Details
Main Author FURUTA YASUTOMO
Format Patent
LanguageEnglish
Japanese
Published 21.05.2020
Subjects
Online AccessGet full text

Cover

Loading…
Abstract To suppress increase in circuit scale, and to highly accurately control variation in quantity of light in each semiconductor chip.SOLUTION: A light exposure head 106 includes: surface light-emitting element array chips 1-29; and a drive voltage generating part 414 outputting drive voltage to the surface light-emitting element array chips. The drive voltage generating part 414 includes: DAC 1111-1125 which are arranged by corresponding to each of the surface light-emitting element array chips, and output the drive voltage; and DAC 1100 and 1101 which output the maximum and minimum voltage of the drive voltage. The DAC 1111-1125 include: a ladder resistor 1204 to which a plurality of voltage-dividing resistors are connected; and a selector circuit 1205 which is disposed on each terminal of the voltage-dividing resistors in order to connect and disconnect a switch according to an instruction from a CPU 400, and outputs voltage obtained by dividing the voltage from the DAC 1100 and 1101. The CPU 400 controls the switch of the selector circuit 1205 of the DAC 1111-1125, and outputs drive voltage according to a light-emitting quantity of each surface light-emitting element array chip.SELECTED DRAWING: Figure 7 【課題】回路規模の増大を抑えるとともに、半導体チップ毎の光量バラツキを高精度に制御すること。【解決手段】露光ヘッド106は、面発光素子アレイチップ1〜29と駆動電圧を面発光素子アレイチップに出力する駆動電圧生成部414とを有し、駆動電圧生成部414は、各面発光素子アレイチップに対応して設けられ駆動電圧を出力するDAC1111〜1125と駆動電圧の最大、最小電圧を出力するDAC1100、1101とを有し、DAC1111〜1125は、複数の分圧抵抗が接続されたラダー抵抗1204と、分圧抵抗の各端子に設けられスイッチをCPU400からの指示で接続、切断し、DAC1100、1101からの電圧を分圧した電圧を出力するセレクタ回路1205とを有し、CPU400は、DAC1111〜1125のセレクタ回路1205のスイッチを制御し、各面発光素子アレイチップの発光光量に応じた駆動電圧を出力する。【選択図】図7
AbstractList To suppress increase in circuit scale, and to highly accurately control variation in quantity of light in each semiconductor chip.SOLUTION: A light exposure head 106 includes: surface light-emitting element array chips 1-29; and a drive voltage generating part 414 outputting drive voltage to the surface light-emitting element array chips. The drive voltage generating part 414 includes: DAC 1111-1125 which are arranged by corresponding to each of the surface light-emitting element array chips, and output the drive voltage; and DAC 1100 and 1101 which output the maximum and minimum voltage of the drive voltage. The DAC 1111-1125 include: a ladder resistor 1204 to which a plurality of voltage-dividing resistors are connected; and a selector circuit 1205 which is disposed on each terminal of the voltage-dividing resistors in order to connect and disconnect a switch according to an instruction from a CPU 400, and outputs voltage obtained by dividing the voltage from the DAC 1100 and 1101. The CPU 400 controls the switch of the selector circuit 1205 of the DAC 1111-1125, and outputs drive voltage according to a light-emitting quantity of each surface light-emitting element array chip.SELECTED DRAWING: Figure 7 【課題】回路規模の増大を抑えるとともに、半導体チップ毎の光量バラツキを高精度に制御すること。【解決手段】露光ヘッド106は、面発光素子アレイチップ1〜29と駆動電圧を面発光素子アレイチップに出力する駆動電圧生成部414とを有し、駆動電圧生成部414は、各面発光素子アレイチップに対応して設けられ駆動電圧を出力するDAC1111〜1125と駆動電圧の最大、最小電圧を出力するDAC1100、1101とを有し、DAC1111〜1125は、複数の分圧抵抗が接続されたラダー抵抗1204と、分圧抵抗の各端子に設けられスイッチをCPU400からの指示で接続、切断し、DAC1100、1101からの電圧を分圧した電圧を出力するセレクタ回路1205とを有し、CPU400は、DAC1111〜1125のセレクタ回路1205のスイッチを制御し、各面発光素子アレイチップの発光光量に応じた駆動電圧を出力する。【選択図】図7
Author FURUTA YASUTOMO
Author_xml – fullname: FURUTA YASUTOMO
BookMark eNrjYmDJy89L5WQQ8_R1dHdVcPMP8nUM8fT3U3BxDfN0duVhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGRgYG5qYmxuaOxkQpAgCwdiEt
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate 画像形成装置
ExternalDocumentID JP2020075437A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2020075437A3
IEDL.DBID EVB
IngestDate Fri Jul 19 14:44:57 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2020075437A3
Notes Application Number: JP20180211159
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200521&DB=EPODOC&CC=JP&NR=2020075437A
ParticipantIDs epo_espacenet_JP2020075437A
PublicationCentury 2000
PublicationDate 20200521
PublicationDateYYYYMMDD 2020-05-21
PublicationDate_xml – month: 05
  year: 2020
  text: 20200521
  day: 21
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies CANON INC
RelatedCompanies_xml – name: CANON INC
Score 3.394066
Snippet To suppress increase in circuit scale, and to highly accurately control variation in quantity of light in each semiconductor chip.SOLUTION: A light exposure...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CINEMATOGRAPHY
CORRECTION OF TYPOGRAPHICAL ERRORS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
ELECTROGRAPHY
ELECTROPHOTOGRAPHY
HOLOGRAPHY
i.e. MECHANISMS PRINTING OTHERWISE THAN FROM A FORME
LINING MACHINES
MAGNETOGRAPHY
PERFORMING OPERATIONS
PHOTOGRAPHY
PHYSICS
PRINTING
SELECTIVE PRINTING MECHANISMS
SEMICONDUCTOR DEVICES
STAMPS
TRANSPORTING
TYPEWRITERS
Title IMAGE FORMATION DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200521&DB=EPODOC&locale=&CC=JP&NR=2020075437A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMU9KtUwyA3Zyki2Sk3SB_S9LXUtjUxPd5FRgdZ9kbpKUCN4-5utn5hFq4hVhGsHEkA3bCwM-J7QcfDgiMEclA_N7Cbi8LkAMYrmA11YW6ydlAoXy7d1CbF3UoL1j8DFChmouTrauAf4u_s5qzs62XgFqfkEQOXNTE2NzR2YGVlA7GnTQvmuYE2hbSgFyneImyMAWADQur0SIgSkrUZiB0xl29ZowA4cvdMZbmIEdvEQzuRgoCM2GxSIMYp6-ju6uCsAOnC94iEnBxTXM09lVlEHJzTXE2UMXaFU83GPxXgFIzjIWY2AB9vhTJRgUgHnQ0DAVCNJAO1cNUxKT0pKMLYCds0RLYJ1jYSHJII3HICm8stIMXCAeaALcyFCGgaWkqDRVFlivliTJgcMDAJDndyI
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ7Uqq03RRu1Pogx3IihQIEDMe0CAhZKDDa9ERZpok20EYx_39mVak_d40wy-0hmZ795LcCtQUuLDhHkFGZBZcRflmypuiYXJZp7amg05-VjUTz0n7Vwrs9bsFzXwvA-od-8OSJqVIH6XvP7evXvxHJ4bmV1R1-R9HHvpbYjNeiYtxFSJGdsu8nUmRKJEDtMpPjpl2fommqMdmDXYO152dtpNmZlKatNm-Idwl6C4t7rI2i95QJ0yfrrNQE6URPxFmCfp2gWFRIbNayOoRdEowdXRAAXcReT6LizgLgncOO5KfFlnCr721gWJhvLUnvQRsRfnoKIOqgoJY4Fq1xVXnK6oKqJ4Cy30OaY5hn0twg638q9hq6fRpNsEsSPfThgHBYMHygX0K4_v8pLtLE1veJn8wNLTnoP
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=IMAGE+FORMATION+DEVICE&rft.inventor=FURUTA+YASUTOMO&rft.date=2020-05-21&rft.externalDBID=A&rft.externalDocID=JP2020075437A