SEMICONDUCTOR DEVICE MANUFACTURING METHOD
To provide a semiconductor device manufacturing method on which a semiconductor device manufacturing process can be simplified.SOLUTION: A semiconductor element 6 is mounted on a resin layer 1 of a film 3, in which the resin layer 1 is integrated with a substrate 2 peelable with respect to the resin...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English Japanese |
Published |
28.02.2019
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | To provide a semiconductor device manufacturing method on which a semiconductor device manufacturing process can be simplified.SOLUTION: A semiconductor element 6 is mounted on a resin layer 1 of a film 3, in which the resin layer 1 is integrated with a substrate 2 peelable with respect to the resin layer 1, so that a bump surface points upward. Therefore, subsequently, the semiconductor element 6 is sealed, the surface of the element is ground, a rewiring layer is formed and the like, and the resin layer 1 is peeled off from the substrate 2 and then fragmented, which can manufacture a fan-out wafer level package having a rear surface of the semiconductor element 6 protected in advance.SELECTED DRAWING: Figure 1
【課題】半導体装置製造プロセスの簡略化を可能とする半導体装置の製造方法を提供することを目的とする。【解決手段】樹脂層1と樹脂層1に対して剥離可能な基材2とが一体となったフィルム3の樹脂層1に、バンプ面が上となるように半導体素子6を搭載する。このため、その後、半導体素子6を封止し、その表面を研削し、再配線層の形成等を行い、基材2から樹脂層1を剥離した後に個片化することで、予め半導体素子6の裏面が保護されたファンアウトのウエハレベルパッケージが製造可能となる。【選択図】図1 |
---|---|
AbstractList | To provide a semiconductor device manufacturing method on which a semiconductor device manufacturing process can be simplified.SOLUTION: A semiconductor element 6 is mounted on a resin layer 1 of a film 3, in which the resin layer 1 is integrated with a substrate 2 peelable with respect to the resin layer 1, so that a bump surface points upward. Therefore, subsequently, the semiconductor element 6 is sealed, the surface of the element is ground, a rewiring layer is formed and the like, and the resin layer 1 is peeled off from the substrate 2 and then fragmented, which can manufacture a fan-out wafer level package having a rear surface of the semiconductor element 6 protected in advance.SELECTED DRAWING: Figure 1
【課題】半導体装置製造プロセスの簡略化を可能とする半導体装置の製造方法を提供することを目的とする。【解決手段】樹脂層1と樹脂層1に対して剥離可能な基材2とが一体となったフィルム3の樹脂層1に、バンプ面が上となるように半導体素子6を搭載する。このため、その後、半導体素子6を封止し、その表面を研削し、再配線層の形成等を行い、基材2から樹脂層1を剥離した後に個片化することで、予め半導体素子6の裏面が保護されたファンアウトのウエハレベルパッケージが製造可能となる。【選択図】図1 |
Author | TAKANO MARE SUZUKI NAOYA TAKEKOSHI MASAAKI |
Author_xml | – fullname: SUZUKI NAOYA – fullname: TAKEKOSHI MASAAKI – fullname: TAKANO MARE |
BookMark | eNrjYmDJy89L5WTQDHb19XT293MJdQ7xD1JwcQ3zdHZV8HX0C3VzdA4JDfL0c1fwdQ3x8HfhYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBoaWBsbGhuamjsZEKQIAfEMmxA |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 半導体装置の製造方法 |
ExternalDocumentID | JP2019033175A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_JP2019033175A3 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 23 06:59:19 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English Japanese |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_JP2019033175A3 |
Notes | Application Number: JP20170153249 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190228&DB=EPODOC&CC=JP&NR=2019033175A |
ParticipantIDs | epo_espacenet_JP2019033175A |
PublicationCentury | 2000 |
PublicationDate | 20190228 |
PublicationDateYYYYMMDD | 2019-02-28 |
PublicationDate_xml | – month: 02 year: 2019 text: 20190228 day: 28 |
PublicationDecade | 2010 |
PublicationYear | 2019 |
RelatedCompanies | HITACHI CHEMICAL CO LTD |
RelatedCompanies_xml | – name: HITACHI CHEMICAL CO LTD |
Score | 3.315728 |
Snippet | To provide a semiconductor device manufacturing method on which a semiconductor device manufacturing process can be simplified.SOLUTION: A semiconductor... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY LAYERED PRODUCTS LAYERED PRODUCTS, i.e. PRODUCTS BUILT-UP OF STRATA OF FLAT ORNON-FLAT, e.g. CELLULAR OR HONEYCOMB, FORM PERFORMING OPERATIONS SEMICONDUCTOR DEVICES TRANSPORTING |
Title | SEMICONDUCTOR DEVICE MANUFACTURING METHOD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20190228&DB=EPODOC&locale=&CC=JP&NR=2019033175A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMbRIMUkxNjTVNTFLMQESSSa6FmnJproGaYYGScmgBoMhaHOyr5-ZR6iJV4RpBBNDNmwvDPic0HLw4YjAHJUMzO8l4PK6ADGI5QJeW1msn5QJFMq3dwuxdVGD9o6BtZuRkYWai5Ota4C_i7-zmrOzrVeAml8QRM4YVFk6MjOwgtrRoIP2XcOcQNtSCpDrFDdBBrYAoHF5JUIMTFmJwgyczrCr14QZOHyhM95AJjTzFYswaAaDwszfzyXUOcQ_SMHFNczT2VXB19Ev1M3ROSQUtKxBwdc1xMPfRZRByc01xNlDF2hnPNyH8V4BSO4zFmNgAXb9UyUYFMwsE41SDdOABZZlCrAfa5II2TprbGxmap4GrN0kGaTxGCSFV1aagQvEg2zPlmFgKSkqTZUFVrAlSXLggAEAYlV5TQ |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMbRIMUkxNjTVNTFLMQESSSa6FmnJproGaYYGScmgBoMhaHOyr5-ZR6iJV4RpBBNDNmwvDPic0HLw4YjAHJUMzO8l4PK6ADGI5QJeW1msn5QJFMq3dwuxdVGD9o6BtZuRkYWai5Ota4C_i7-zmrOzrVeAml8QRM4YVFk6MjOwmoOO5wW1ncKcQNtSCpDrFDdBBrYAoHF5JUIMTFmJwgyczrCr14QZOHyhM95AJjTzFYswaAaDwszfzyXUOcQ_SMHFNczT2VXB19Ev1M3ROSQUtKxBwdc1xMPfRZRByc01xNlDF2hnPNyH8V4BSO4zFmNgAXb9UyUYFMwsE41SDdOABZZlCrAfa5II2TprbGxmap4GrN0kGaTxGCSFV1aegdMjxNcn3sfTz1uagQskA9mqLcPAUlJUmioLrGxLkuTAgQQANkt8Og |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+MANUFACTURING+METHOD&rft.inventor=SUZUKI+NAOYA&rft.inventor=TAKEKOSHI+MASAAKI&rft.inventor=TAKANO+MARE&rft.date=2019-02-28&rft.externalDBID=A&rft.externalDocID=JP2019033175A |