SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing method and a semiconductor device which can collectively singulate a plurality of semiconductor wafers after lamination while preventing damages on the semiconductor wafers.SOLUTION: A semiconductor device manufacturing method acc...

Full description

Saved in:
Bibliographic Details
Main Authors KUME IPPEI, SHIMA SHINYA, NODA YUKI, TAKANO EIJI
Format Patent
LanguageEnglish
Japanese
Published 11.10.2018
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing method and a semiconductor device which can collectively singulate a plurality of semiconductor wafers after lamination while preventing damages on the semiconductor wafers.SOLUTION: A semiconductor device manufacturing method according to the present embodiment comprises the steps of: laminating a first semiconductor substrate having a first surface having a semiconductor element and a second surface opposite to the first surface and a second semiconductor substrate having a third surface having a semiconductor element and a fourth surface opposite to the third surface; etching the first semiconductor substrate from the second surface to form a first contact hole from the second surface to reach the first surface and form a first groove in a first region on the second surface of the first semiconductor substrate; forming a first mask material which covers the first groove; forming a first metal electrode in the first contact hole by using the first mask material as a mask; and removing the first mask material and subsequently cutting the first region of the first semiconductor region.SELECTED DRAWING: Figure 7 【課題】半導体ウェハの損傷を抑制しつつ、複数の半導体ウェハを積層後にまとめて個片化することができる半導体装置の製造方法および半導体装置を提供する。【解決手段】本実施形態による半導体装置の製造方法は、半導体素子を有する第1面と該第1面に対して反対側にある第2面とを有する第1半導体基板と、半導体素子を有する第3面と該第3面に対して反対側にある第4面とを有する第2半導体基板とを積層する。第1半導体基板の第2面からエッチングして該第2面から第1面に達する第1コンタクトホールを形成し、かつ、第1半導体基板の第2面のうち第1領域に第1溝を形成する。第1溝を被覆する第1マスク材を形成する。第1マスク材をマスクとして用いて第1コンタクトホール内に第1金属電極を形成する。第1マスク材の除去後、第1半導体基板の第1領域を切断する。【選択図】図7
AbstractList PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing method and a semiconductor device which can collectively singulate a plurality of semiconductor wafers after lamination while preventing damages on the semiconductor wafers.SOLUTION: A semiconductor device manufacturing method according to the present embodiment comprises the steps of: laminating a first semiconductor substrate having a first surface having a semiconductor element and a second surface opposite to the first surface and a second semiconductor substrate having a third surface having a semiconductor element and a fourth surface opposite to the third surface; etching the first semiconductor substrate from the second surface to form a first contact hole from the second surface to reach the first surface and form a first groove in a first region on the second surface of the first semiconductor substrate; forming a first mask material which covers the first groove; forming a first metal electrode in the first contact hole by using the first mask material as a mask; and removing the first mask material and subsequently cutting the first region of the first semiconductor region.SELECTED DRAWING: Figure 7 【課題】半導体ウェハの損傷を抑制しつつ、複数の半導体ウェハを積層後にまとめて個片化することができる半導体装置の製造方法および半導体装置を提供する。【解決手段】本実施形態による半導体装置の製造方法は、半導体素子を有する第1面と該第1面に対して反対側にある第2面とを有する第1半導体基板と、半導体素子を有する第3面と該第3面に対して反対側にある第4面とを有する第2半導体基板とを積層する。第1半導体基板の第2面からエッチングして該第2面から第1面に達する第1コンタクトホールを形成し、かつ、第1半導体基板の第2面のうち第1領域に第1溝を形成する。第1溝を被覆する第1マスク材を形成する。第1マスク材をマスクとして用いて第1コンタクトホール内に第1金属電極を形成する。第1マスク材の除去後、第1半導体基板の第1領域を切断する。【選択図】図7
Author KUME IPPEI
SHIMA SHINYA
NODA YUKI
TAKANO EIJI
Author_xml – fullname: KUME IPPEI
– fullname: SHIMA SHINYA
– fullname: NODA YUKI
– fullname: TAKANO EIJI
BookMark eNrjYmDJy89L5WRwCnb19XT293MJdQ7xD1JwcQ3zdHZV8HX0C3VzdA4JDfL0c1fwdQ3x8HdRcPRzUcCmmoeBNS0xpziVF0pzMyi5uYY4e-imFuTHpxYXJCan5qWWxHsFGBkYWhiaGZgaWjoaE6UIAJI3LaM
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半導体装置の製造方法および半導体装置
ExternalDocumentID JP2018160519A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2018160519A3
IEDL.DBID EVB
IngestDate Fri Jul 19 14:44:04 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2018160519A3
Notes Application Number: JP20170056174
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181011&DB=EPODOC&CC=JP&NR=2018160519A
ParticipantIDs epo_espacenet_JP2018160519A
PublicationCentury 2000
PublicationDate 20181011
PublicationDateYYYYMMDD 2018-10-11
PublicationDate_xml – month: 10
  year: 2018
  text: 20181011
  day: 11
PublicationDecade 2010
PublicationYear 2018
RelatedCompanies TOSHIBA MEMORY CORP
RelatedCompanies_xml – name: TOSHIBA MEMORY CORP
Score 3.290431
Snippet PROBLEM TO BE SOLVED: To provide a semiconductor device manufacturing method and a semiconductor device which can collectively singulate a plurality of...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title SEMICONDUCTOR DEVICE MANUFACTURING METHOD AND SEMICONDUCTOR DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20181011&DB=EPODOC&locale=&CC=JP&NR=2018160519A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOpYj0rWhtm9qHIm2SUgv9YLZjbyO1G6jQDVfx3_dSN92D7C3JHUdycPldkrsLwA06qRUiT6XZguABhZSGJpBXsx_0qWFWEtFkonCckLAwo5E16sD7KhemrRP61RZHRIt6QXtv2v16_neJxdrYysVt-YpDs8cgd5m6PB3rslyVrjLf5VnKUqpS6kaZmgx-aET6K94WbKMfbcv4Lz70ZVrKfB1TggPYyVBc3RxC5030YI-uvl7rwW68fPHG5tL4FkfgP0udpQkraJ4OFMaHT5QrsZcUgUfzQoY1KDHPw5QpXsKU_7iP4TrgOQ01nMz4d-njKFubuHEC3XpWT05BcUxSWaR0nOm9_NncEXfCNkyZ52oJBODqDPobBJ1vpPZhX_bkBq3rF9BtPj4nl4i8TXnVauwbDRR_9g
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8NADA9zivNNp6LOjyLSt6Jdv9aHIu1dS1fXD2Y79lZau4EK3XAV_31ztdM9yN6OyxHuAskvuUtyAHfopBaIPIWgZSoGKGouCRmuFbSBOJfkgiEaKxT2A9VNZG-qTFvwvq6FqfuEftXNEVGjXlDfq9peL_8usWidW7m6z19xavHoxAblm-hYZO2qRJ5ahh2FNCQ8IYYX8cH4h6Yyf8XcgV30sQes0b49sVhZynITU5xD2IuQXVkdQest60KHrL9e68K-37x447BRvtUxWM9MZmFAExKHY47akyGxOd8MEsckccLSGjjfjt2QcmZAuf9Wn8CtY8fEFXAz6e_RUy_a2Lh0Cu1yUc7OgNNltVDUXNfnffazuZ49ZJokszpXJUMALs6ht4XRxVbqDXTc2B-lo2Hw1IMDRmHGWhQvoV19fM6uEIWr_LqW3jc1kILm
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+DEVICE+MANUFACTURING+METHOD+AND+SEMICONDUCTOR+DEVICE&rft.inventor=KUME+IPPEI&rft.inventor=SHIMA+SHINYA&rft.inventor=NODA+YUKI&rft.inventor=TAKANO+EIJI&rft.date=2018-10-11&rft.externalDBID=A&rft.externalDocID=JP2018160519A