METHOD FOR MANUFACTURING SUBSTRATE TERMINAL BOARD FOR MOUNTING SEMICONDUCTOR ELEMENT

PROBLEM TO BE SOLVED: To make it possible to supply electricity to a semiconductor element side without using a plurality of independent parts and to provide an easy-to-handle substrate terminal board for mounting a semiconductor element.SOLUTION: Formed is one semiconductor element mounting substra...

Full description

Saved in:
Bibliographic Details
Main Authors YUASA MAMORU, WAKABAYASHI SHOJIRO, NAKAGAWA MASAYA, WATANABE TOSHIFUMI
Format Patent
LanguageEnglish
Japanese
Published 24.05.2018
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To make it possible to supply electricity to a semiconductor element side without using a plurality of independent parts and to provide an easy-to-handle substrate terminal board for mounting a semiconductor element.SOLUTION: Formed is one semiconductor element mounting substrate terminal board 1, in which a lower substrate 2 and an upper substrate 3 are connected by bonding resin coating films 7 of the lower substrate 2 and the upper substrate 3 to each other, having an element mounting portion 4 including a first element connecting terminal part 8 and a second element connecting terminal part 13 and having an electrode terminal portion 5 in which a first electrode terminal portion 9 and a second electrode terminal portion 14 each of which has an electrode line constraint portion 10 arranged in the vicinity of the same are arranged.SELECTED DRAWING: Figure 1 【課題】複数の独立した部品を用いることなしに半導体素子側への電気の供給が行えるようにし、半導体素子取付用の取り扱い容易な基板端子板を提供する。【解決手段】下基板2と上基板3との樹脂被覆膜7相互の接着にて下基板2と上基板3とを連結し、第一素子接続端子部8と第二素子接続端子部13とを備えた素子取付部4を有するとともに、それぞれが電極線拘束部10を近傍に配した第一電極端子部9と第二電極端子部14とを配した電極端子部5を有する一つの半導体素子取付用基板端子板1を形成する。【選択図】図1
AbstractList PROBLEM TO BE SOLVED: To make it possible to supply electricity to a semiconductor element side without using a plurality of independent parts and to provide an easy-to-handle substrate terminal board for mounting a semiconductor element.SOLUTION: Formed is one semiconductor element mounting substrate terminal board 1, in which a lower substrate 2 and an upper substrate 3 are connected by bonding resin coating films 7 of the lower substrate 2 and the upper substrate 3 to each other, having an element mounting portion 4 including a first element connecting terminal part 8 and a second element connecting terminal part 13 and having an electrode terminal portion 5 in which a first electrode terminal portion 9 and a second electrode terminal portion 14 each of which has an electrode line constraint portion 10 arranged in the vicinity of the same are arranged.SELECTED DRAWING: Figure 1 【課題】複数の独立した部品を用いることなしに半導体素子側への電気の供給が行えるようにし、半導体素子取付用の取り扱い容易な基板端子板を提供する。【解決手段】下基板2と上基板3との樹脂被覆膜7相互の接着にて下基板2と上基板3とを連結し、第一素子接続端子部8と第二素子接続端子部13とを備えた素子取付部4を有するとともに、それぞれが電極線拘束部10を近傍に配した第一電極端子部9と第二電極端子部14とを配した電極端子部5を有する一つの半導体素子取付用基板端子板1を形成する。【選択図】図1
Author WATANABE TOSHIFUMI
NAKAGAWA MASAYA
WAKABAYASHI SHOJIRO
YUASA MAMORU
Author_xml – fullname: YUASA MAMORU
– fullname: WAKABAYASHI SHOJIRO
– fullname: NAKAGAWA MASAYA
– fullname: WATANABE TOSHIFUMI
BookMark eNqNyr0KwjAUQOEMOvj3DsFdiO1Sx9v0xlaaG0lv5lIkTpIW6vujSB_A6cDh24pVGlPcCLbItaukcV5aoGBAc_ANXWUXyo49MEpGbxuCVpYO_EJdIP4ptI12VAXN340tWiTei_VzeM3xsHQnjgZZ16c4jX2cp-ERU3z3t3umzoUqMnXJIf8LfQADTzLN
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半導体素子取付用基板端子板の製造方法
ExternalDocumentID JP2018082093A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2018082093A3
IEDL.DBID EVB
IngestDate Fri Aug 23 06:54:30 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2018082093A3
Notes Application Number: JP20160224339
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180524&DB=EPODOC&CC=JP&NR=2018082093A
ParticipantIDs epo_espacenet_JP2018082093A
PublicationCentury 2000
PublicationDate 20180524
PublicationDateYYYYMMDD 2018-05-24
PublicationDate_xml – month: 05
  year: 2018
  text: 20180524
  day: 24
PublicationDecade 2010
PublicationYear 2018
RelatedCompanies STANLEY ELECTRIC CO LTD
SUNCALL CORP
RelatedCompanies_xml – name: STANLEY ELECTRIC CO LTD
– name: SUNCALL CORP
Score 3.2670703
Snippet PROBLEM TO BE SOLVED: To make it possible to supply electricity to a semiconductor element side without using a plurality of independent parts and to provide...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title METHOD FOR MANUFACTURING SUBSTRATE TERMINAL BOARD FOR MOUNTING SEMICONDUCTOR ELEMENT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180524&DB=EPODOC&locale=&CC=JP&NR=2018082093A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOpYj0rUi_bH0o0qYttawfzET2NtI2AxW24Sr--yax0z3tLR9HSA4ul-R3-R3AncPqqrFYrTmNgBlrw9aobVBtxnRq6jPDrJhAdLP8ISFWOrEnPfhY_4WRPKHfkhyRW1TN7b2V-_Xy_xErlLGVq_vqjTctnmLshWp3O9YFQb-lhoEXlUVYIBUhLy3VfPzbx73do-nvwC4_R7si_i96DcS3lOWmT4mPYK_kw83bY-i90wEcoHXqtQHsZx3izYud8a1OAGcRTopQ4fc2JfNzEvsIExHMoLyQQOQ-xpHCD6fZc-6PlKDwx51oQXIspYTKizwkCPPmaCR5_E_hNo4wSjQ-vemfMqZpubEU8wz688WcnYPi6majNy4V9DMWM6xK4JOGTSmta8e26QUMtwx0ubV3CIeiJkBzw7qCfvv5xa65L26rG6nDH4qHhrI
link.rule.ids 230,309,786,891,25585,76894
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTmU6P4pI34r0y20PQ9q0pZttWmYqextpm4EK23AV_32T2Ome9hbuwpEcXC7JL_cLwH2PFXlpsULrlQJmLAxbo7ZBtTnTqanPDTNnAtGN8WOYWeOpPW3Ax6YWRvKEfktyRB5RBY_3Sq7Xq_9LLE--rVw_5G9ctHwKyNBT69OxLgj6LdVzh36aeAlSERqOUxVPfnU82w1MZw_2-R57IIj2_VdXlKWstnNKcAwHKTe3qE6g8U7b0EKbr9facBjXiDdv1sG3PgUS-yRMPIWf25TYwVngIJKJxwzKS-aKv4-Jr_DNaTzCTqS4iTOpuyYZJrKXcHmCvQwRLvYjyeN_BneBT1Co8eHN_pwxG6dbUzHPoblYLlgHlL5ulnrZp4J-xmKGlQt80rAppUXRs216Ad0dhi53am-hFZI4mkUj_NyFI6ERALphXUGz-vxi1zwvV_mN9OcPB_OJpQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+FOR+MANUFACTURING+SUBSTRATE+TERMINAL+BOARD+FOR+MOUNTING+SEMICONDUCTOR+ELEMENT&rft.inventor=YUASA+MAMORU&rft.inventor=WAKABAYASHI+SHOJIRO&rft.inventor=NAKAGAWA+MASAYA&rft.inventor=WATANABE+TOSHIFUMI&rft.date=2018-05-24&rft.externalDBID=A&rft.externalDocID=JP2018082093A