SEMICONDUCTOR DEVICE
PROBLEM TO BE SOLVED: To provide a semiconductor device by which a parasitic transistor is less likely to operate.SOLUTION: A semiconductor device according to an embodiment comprises a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity ty...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English Japanese |
Published |
29.03.2018
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | PROBLEM TO BE SOLVED: To provide a semiconductor device by which a parasitic transistor is less likely to operate.SOLUTION: A semiconductor device according to an embodiment comprises a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type, a third semiconductor region of the second conductivity type, a first electrode, a fourth semiconductor region of the second conductivity type, a fifth semiconductor region of the first conductivity type, a gate electrode, a sixth semiconductor region of the second conductivity type, a second electrode, and a third electrode. The second semiconductor region and the third semiconductor region are provided under the first semiconductor region. A carrier concentration of the second conductivity type, of the third semiconductor region is lower than that of the second semiconductor region. The gate electrode faces the fourth semiconductor region. The sixth semiconductor region is provided on the first semiconductor region, and located above the third semiconductor region. The second electrode faces the sixth semiconductor region via a first insulating layer. The third electrode is electrically connected with the second electrode.SELECTED DRAWING: Figure 2
【課題】寄生トランジスタが動作し難い半導体装置を提供する。【解決手段】実施形態に係る半導体装置は、第1導電形の第1半導体領域、第2導電形の第2半導体領域、第2導電形の第3半導体領域、第1電極、第2導電形の第4半導体領域、第1導電形の第5半導体領域、ゲート電極、第2導電形の第6半導体領域、第2電極、および第3電極を有する。第2半導体領域および第3半導体領域は、第1半導体領域の下に設けられている。第3半導体領域の第2導電形のキャリア濃度は、第2半導体領域の第2導電形のキャリア濃度よりも低い。ゲート電極は、第4半導体領域と対面している。第6半導体領域は、第1半導体領域の上に設けられ、第3半導体領域の上に位置している。第2電極は、第1絶縁層を介して第6半導体領域と対面している。第3電極は、第2電極と電気的に接続されている。【選択図】図2 |
---|---|
Bibliography: | Application Number: JP20160182773 |