SIGNAL PROCESSING DEVICE, AND RADAR DEVICE

PROBLEM TO BE SOLVED: To provide a signal processing device and a radar device capable of performing fast processing with a simple configuration.SOLUTION: An embodiment of a signal processing device includes a first signal processing part, a second signal processing part, and a timing control part....

Full description

Saved in:
Bibliographic Details
Main Authors ITO KAZUSANE, TAKEDA TAKAFUMI, IWASAKI MASAKI, SAWADA SEIICHI
Format Patent
LanguageEnglish
Japanese
Published 09.03.2017
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:PROBLEM TO BE SOLVED: To provide a signal processing device and a radar device capable of performing fast processing with a simple configuration.SOLUTION: An embodiment of a signal processing device includes a first signal processing part, a second signal processing part, and a timing control part. The first signal processing part performs signal processing for an input signal. The second signal processing part performs signal processing for an output signal from the first signal processing part. The timing control part generates a timing signal and provides it to the first signal processing part. The first signal processing part outputs a serial signal, in which a bit sequence according to a predetermined rule is inserted between results of the signal processing, to the second signal processing part, triggered by change of the timing signal. The second signal processing part extracts a bit sequence defined by a predetermined rule from a serial signal outputted from the first signal processing part, and performs signal processing based on the position of the bit sequence defined by the predetermined rule in the serial signal.SELECTED DRAWING: Figure 1 【課題】簡易な構成で高速処理に対応することができる信号処理装置、およびレーダ装置を提供することである。【解決手段】実施形態の信号処理装置は、第1の信号処理部と、第2の信号処理部と、タイミング制御部とを持つ。第1の信号処理部は、入力信号に対して信号処理を行う。第2の信号処理部は、第1の信号処理部により出力された信号に対して信号処理を行う。タイミング制御部は、タイミング信号を生成して第1の信号処理部に供給する。第1の信号処理部は、タイミング信号の変化を契機として信号処理の結果の間に所定の規則によるビット列を挿入したシリアル信号を、第2の信号処理部に出力する。第2の信号処理部は、第1の信号処理部により出力されたシリアル信号から所定の規則によるビット列を抽出し、シリアル信号における所定の規則によるビット列の位置に基づいて信号処理を行う。【選択図】図1
Bibliography:Application Number: JP20150174094