INTERPOSER AND CIRCUIT BOARD

PROBLEM TO BE SOLVED: To provide a high-density interposer that is difficult to be lowered in connection reliability via a conductor in a heat cycle, and small in interval between adjacent conductors.SOLUTION: An interposer 10 includes a first surface F1, a second surface F2 opposite to the first su...

Full description

Saved in:
Bibliographic Details
Main Authors ADACHI TAKEMA, NODA KOTA
Format Patent
LanguageEnglish
Japanese
Published 02.02.2017
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To provide a high-density interposer that is difficult to be lowered in connection reliability via a conductor in a heat cycle, and small in interval between adjacent conductors.SOLUTION: An interposer 10 includes a first surface F1, a second surface F2 opposite to the first surface F1, a third surface F3 perpendicular to the first surface F1, a fourth surface F4 opposite to the third surface F3, and is configured by an insulating plate formed of a plurality of insulating layers 301 laminated on the third surface F 3, and plural conductor layers 360 which are sandwiched between adjacent insulating layers 301, and have plural substantially straight conductors 36 extending from a first electrode 36D1 exposed from the first surface F1 to a second electrode 36D2 exposed from the second surface F2. The insulating layer 301 includes a second insulating layer formed of a conductor interlayer insulating layer 301A formed between adjacent conductor layers 360, and a conductor interlayer insulating layer 301B formed between adjacent conductors 36 in one conductor layer 360, and the conductor interlayer insulating layer 301A and the conductor interlayer insulating layer 301B are formed integrally with each other.SELECTED DRAWING: Figure 1 【課題】ヒートサイクルで導体を介する接続信頼性が低下しがたい、隣接する導体間の間隔が小さい、高密度なインターポーザを提供する。【解決手段】第1面F1と第1面F1と反対側の第2面F2と第1面F1に垂直な第3面F3と第3面F3と反対側の第4面F4とを有し、第3面F3上に積層されている複数の絶縁層301で形成されている絶縁板と、隣接する絶縁層301で挟まれ、第1面F1から露出する第1電極36D1から第2面F2から露出する第2電極36D2に延びる複数の略ストレートな導体36を有する複数の導体層360とで形成される。絶縁層301は、隣接する導体層360間に形成されている導体層間絶縁層301Aと一つの導体層360内の隣接する導体36間に形成されている導体間絶縁層301Bで形成される第2絶縁層を含み、導体層間絶縁層301Aと導体間絶縁層301Bは一体的に形成されているインターポーザ10。【選択図】図1
AbstractList PROBLEM TO BE SOLVED: To provide a high-density interposer that is difficult to be lowered in connection reliability via a conductor in a heat cycle, and small in interval between adjacent conductors.SOLUTION: An interposer 10 includes a first surface F1, a second surface F2 opposite to the first surface F1, a third surface F3 perpendicular to the first surface F1, a fourth surface F4 opposite to the third surface F3, and is configured by an insulating plate formed of a plurality of insulating layers 301 laminated on the third surface F 3, and plural conductor layers 360 which are sandwiched between adjacent insulating layers 301, and have plural substantially straight conductors 36 extending from a first electrode 36D1 exposed from the first surface F1 to a second electrode 36D2 exposed from the second surface F2. The insulating layer 301 includes a second insulating layer formed of a conductor interlayer insulating layer 301A formed between adjacent conductor layers 360, and a conductor interlayer insulating layer 301B formed between adjacent conductors 36 in one conductor layer 360, and the conductor interlayer insulating layer 301A and the conductor interlayer insulating layer 301B are formed integrally with each other.SELECTED DRAWING: Figure 1 【課題】ヒートサイクルで導体を介する接続信頼性が低下しがたい、隣接する導体間の間隔が小さい、高密度なインターポーザを提供する。【解決手段】第1面F1と第1面F1と反対側の第2面F2と第1面F1に垂直な第3面F3と第3面F3と反対側の第4面F4とを有し、第3面F3上に積層されている複数の絶縁層301で形成されている絶縁板と、隣接する絶縁層301で挟まれ、第1面F1から露出する第1電極36D1から第2面F2から露出する第2電極36D2に延びる複数の略ストレートな導体36を有する複数の導体層360とで形成される。絶縁層301は、隣接する導体層360間に形成されている導体層間絶縁層301Aと一つの導体層360内の隣接する導体36間に形成されている導体間絶縁層301Bで形成される第2絶縁層を含み、導体層間絶縁層301Aと導体間絶縁層301Bは一体的に形成されているインターポーザ10。【選択図】図1
Author NODA KOTA
ADACHI TAKEMA
Author_xml – fullname: ADACHI TAKEMA
– fullname: NODA KOTA
BookMark eNrjYmDJy89L5WSQ8fQLcQ0K8A92DVJw9HNRcPYMcg71DFFw8ncMcuFhYE1LzClO5YXS3AxKbq4hzh66qQX58anFBYnJqXmpJfFeAUYGhuYGRhZGxsaOxkQpAgCF5yLm
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate インターポーザと回路基板
ExternalDocumentID JP2017028233A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2017028233A3
IEDL.DBID EVB
IngestDate Fri Jul 19 11:40:43 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
Japanese
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2017028233A3
Notes Application Number: JP20150151873
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170202&DB=EPODOC&CC=JP&NR=2017028233A
ParticipantIDs epo_espacenet_JP2017028233A
PublicationCentury 2000
PublicationDate 20170202
PublicationDateYYYYMMDD 2017-02-02
PublicationDate_xml – month: 02
  year: 2017
  text: 20170202
  day: 02
PublicationDecade 2010
PublicationYear 2017
RelatedCompanies IBIDEN CO LTD
RelatedCompanies_xml – name: IBIDEN CO LTD
Score 3.1937244
Snippet PROBLEM TO BE SOLVED: To provide a high-density interposer that is difficult to be lowered in connection reliability via a conductor in a heat cycle, and small...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title INTERPOSER AND CIRCUIT BOARD
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20170202&DB=EPODOC&locale=&CC=JP&NR=2017028233A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JuShHpW3FN-vlQpE1btsLaUjvZ20jaPExBh6v475uGTve0tyQHlw-43F3u7heAR65XtK6QpVHbZZpRI1djuGYaMy1MK8vGVCLezFJrMjeShbnowfu2FkbihP5IcEQhUZWQ90be1-v_R6xQ5lZunthKDH0-x6UXqp13rNvC-kFqGHhRnoUZUQnxklxNi47mIIz9Azhs7egWaD96DdqylPWuTonP4CgX7D6ac-i90QGckO3XawM4nnURb9HshG9zASMJX5tnL1Gh-GmokGlB5tNSCTK_CC_hIY5KMtHENMu_TS2TfGdJ-Ar6wtvn16BgajCH22OXm9ioMKJjXjtMN7ipU70e6zcw3MPodi91CKdtTyYdoxH0m69vfid0asPu5Vn8Aq6-dq4
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTkXd1CLSt-KS9GN7GLKlLe3c2lI72dtI2jyooMNV_PdNQ6d72lvIDy4fcLm75O4XgHuBclbk2DaYM-CGWeCBwUnBDW7ZhOW2Q5hivJlFdjA3Jwtr0YD3TS2M4gn9UeSIUqNyqe-lOq9X_5dYrsqtXD_wV9n1-ehnQ1evo2PkSO8H6-546CWxG1Od0uEk0aO0xvqYkNEe7DsVPW_lO72Mq7KU1bZN8Y_hIJHiPsoTaLyxNrTo5uu1NhzO6hdv2ayVb30KXUVfm8TPXqqNIlejYUrnYaaN41HqnsGd72U0MOQwy79FLSfJ1pTIOTRltC8uQCPM5H3h9AbCImZOMOuJos-RKSzEUNFDl9DZIehqJ3oLrSCbTZfTMHrqwFGFqARk3IVm-fUtrqV9LfmN2pdfY5F5mw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=INTERPOSER+AND+CIRCUIT+BOARD&rft.inventor=ADACHI+TAKEMA&rft.inventor=NODA+KOTA&rft.date=2017-02-02&rft.externalDBID=A&rft.externalDocID=JP2017028233A