SEMICONDUCTOR INTEGRATED DEVICE, METHOD OF ADJUSTING THE SAME, AND TERMINATION RESISTOR ADJUSTMENT CIRCUIT

PROBLEM TO BE SOLVED: To provide a termination resistor adjustment circuit improving the accuracy of a duty ratio between a first transmission line and a second transmission line, and also to provide a semiconductor integrated circuit. SOLUTION: The termination resistor adjustment circuit 71 include...

Full description

Saved in:
Bibliographic Details
Main Author NAKATSU ISAO
Format Patent
LanguageEnglish
Published 18.08.2011
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To provide a termination resistor adjustment circuit improving the accuracy of a duty ratio between a first transmission line and a second transmission line, and also to provide a semiconductor integrated circuit. SOLUTION: The termination resistor adjustment circuit 71 includes: termination resistor groups 1, 2 which are inserted to the first and second transmission lines 21, 22 of differential input signals respectively, and have resistance values adjusted depending on control signals; a variable resistor group 3 which is inserted to the post-stage of the termination resistor groups 1, 2 at least in one of the first and second transmission lines 21, 22, and adjusts the potential of the transmission line connected through the termination resistor groups 1, 2; a comparator 4 which is inserted to the post-stage of the variable resistor group 3 or to the post-stage of the termination resistor groups 1, 2 when the variable resistor group 3 is not disposed, and compares a potential difference between the first and second transmission lines 21, 22; and a transmission line potential adjustment part 5 which adjusts the potential of the transmission line by controlling the resistance value of the variable resistor group 3 on the basis of a comparison result. COPYRIGHT: (C)2011,JPO&INPIT
AbstractList PROBLEM TO BE SOLVED: To provide a termination resistor adjustment circuit improving the accuracy of a duty ratio between a first transmission line and a second transmission line, and also to provide a semiconductor integrated circuit. SOLUTION: The termination resistor adjustment circuit 71 includes: termination resistor groups 1, 2 which are inserted to the first and second transmission lines 21, 22 of differential input signals respectively, and have resistance values adjusted depending on control signals; a variable resistor group 3 which is inserted to the post-stage of the termination resistor groups 1, 2 at least in one of the first and second transmission lines 21, 22, and adjusts the potential of the transmission line connected through the termination resistor groups 1, 2; a comparator 4 which is inserted to the post-stage of the variable resistor group 3 or to the post-stage of the termination resistor groups 1, 2 when the variable resistor group 3 is not disposed, and compares a potential difference between the first and second transmission lines 21, 22; and a transmission line potential adjustment part 5 which adjusts the potential of the transmission line by controlling the resistance value of the variable resistor group 3 on the basis of a comparison result. COPYRIGHT: (C)2011,JPO&INPIT
Author NAKATSU ISAO
Author_xml – fullname: NAKATSU ISAO
BookMark eNqNjMsKwjAQAHPQg69_WDwrNC14D8m23UISSbZeS5F4EGkL9f9R0Q_wNIcZZi0WwziklbhHtKS9M61mH4AcYxUUowGDF9J4AItcewO-BGWaNjK5CrhGiMq-rXIGGIMlp5i8g4CR4uf0jS06Bk1Bt8Rbsbz1jzntftyIfYms62Oaxi7NU39NQ3p2zTnPpJSnLJeFKv6KXmP1OGM
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID JP2011160213A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2011160213A3
IEDL.DBID EVB
IngestDate Fri Jul 19 15:43:46 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2011160213A3
Notes Application Number: JP20100020439
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110818&DB=EPODOC&CC=JP&NR=2011160213A
ParticipantIDs epo_espacenet_JP2011160213A
PublicationCentury 2000
PublicationDate 20110818
PublicationDateYYYYMMDD 2011-08-18
PublicationDate_xml – month: 08
  year: 2011
  text: 20110818
  day: 18
PublicationDecade 2010
PublicationYear 2011
RelatedCompanies RENESAS ELECTRONICS CORP
RelatedCompanies_xml – name: RENESAS ELECTRONICS CORP
Score 2.8170924
Snippet PROBLEM TO BE SOLVED: To provide a termination resistor adjustment circuit improving the accuracy of a duty ratio between a first transmission line and a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PULSE TECHNIQUE
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Title SEMICONDUCTOR INTEGRATED DEVICE, METHOD OF ADJUSTING THE SAME, AND TERMINATION RESISTOR ADJUSTMENT CIRCUIT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20110818&DB=EPODOC&locale=&CC=JP&NR=2011160213A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOJYj0yeLGatc9DOmSdm2hH_Rj7G3YtAUVuuEq_vteOqt72lvIhSM5uPySy90vAA8FQlL_tafIWa5xWSnwgiJY1GSOt-c8V1NNTetsC0-1EsWZP89b8NHUwtQ8od81OSJ6FEd_r-r9evUfxGJ1buX6KX3DruWLGY-ZlDXhPsHQJrHJ2Ah85lOJ0rETSF5Yy_oqAtpA34N9PEcPhTsYs4koS1ltY4p5AgcBqiurU2jlZQeOaPP1WgcO3d8Xb2z-Ot_6DN4jYTPfYwmN_ZAIMttpqOPOQ5gxs6nxSFwjtnxGfJPozEmi2PamJLYMEukuSnWPETy8uvaGAZeg7e1IaNoMFqz-hNohTez4HO5NI6aWjJNe_Jlo4QRbCxxcQLtclvklkEztFRrnxXA05IrGM1Emm2oFYtKgGCkqv4LuDkXXO6VdOG4CrH3tBtrV51d-iwhdpXe1ZX8AjWmLtA
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEG8QjfimqFHxozFmTy5CmGM8EDPajW2yj2yF8EZctyVqMojM-O97HUx54q3pNZf2kuuvvd79itBDBpDUeWsrcpJqXFYyuKAIFjWZw-05TdVYU-My28JTrYnizJ5nNfRZ1cKUPKE_JTkieBQHfy_K_Xr5H8SiZW7l6il-h67Fi8kGVEqqcJ9gaJPocGAEPvWJRMjACSQvLGUdFQCtq--hfThj94Q7GNOhKEtZbmOKeYwOAlCXFyeoluZN1CDV12tNdOhuXryhuXG-1Sn6iITNfI9OCPNDLMhsR6EOOw-mxtQmxiN2DWb5FPsm1qkziZjtjTCzDBzpLkh1j2I4vLr2mgEXg-3tSGhaDxas_pjYIZnY7AzdmwYjlgyTnv-ZaO4EWwvsnqN6vsjTC4QTtZ1pnGe9fo8rGk9EmWysZYBJ3ayvqPwStXYoutopvUMNi7nj-dj2XlvoqAq2drRrVC--vtMbQOsivi2t_AtHvo6n
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=SEMICONDUCTOR+INTEGRATED+DEVICE%2C+METHOD+OF+ADJUSTING+THE+SAME%2C+AND+TERMINATION+RESISTOR+ADJUSTMENT+CIRCUIT&rft.inventor=NAKATSU+ISAO&rft.date=2011-08-18&rft.externalDBID=A&rft.externalDocID=JP2011160213A