SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE AND METHOD OF MANUFACTURING THE SAME
PROBLEM TO BE SOLVED: To provide a technique improving integration of a semiconductor integrated circuit device. SOLUTION: Wiring 8 positioned in a layer lower than first-layer wiring M1 and consisting of a conductive material film integrated with gate electrodes 7N2, 7P2 of a MISFET for composing a...
Saved in:
Main Author | |
---|---|
Format | Patent |
Language | English |
Published |
24.06.2010
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Summary: | PROBLEM TO BE SOLVED: To provide a technique improving integration of a semiconductor integrated circuit device. SOLUTION: Wiring 8 positioned in a layer lower than first-layer wiring M1 and consisting of a conductive material film integrated with gate electrodes 7N2, 7P2 of a MISFET for composing a 2-in NAND circuit 6 or an inverter circuit 1 is used, without using wiring not less than second-layer wiring, for connecting the 2-input NAND circuit 6 in an upper stage of a cell row and the inverter circuit 1 in a lower stage of a cell row adjacently disposed in a height direction of cells. COPYRIGHT: (C)2010,JPO&INPIT |
---|---|
Bibliography: | Application Number: JP20080314818 |