METHOD OF MANUFACTURING LAMINATED ELECTRONIC COMPONENT

PROBLEM TO BE SOLVED: To provide a method of manufacturing a laminated electronic component capable of acquiring low resistance and high DC superimposition characteristic even if it is miniaturized. SOLUTION: In the method of manufacturing a laminated electronic component, the following processes ar...

Full description

Saved in:
Bibliographic Details
Main Authors NAGASAWA TADAYOSHI, SAKAKURA MITSUO
Format Patent
LanguageEnglish
Published 01.02.2007
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To provide a method of manufacturing a laminated electronic component capable of acquiring low resistance and high DC superimposition characteristic even if it is miniaturized. SOLUTION: In the method of manufacturing a laminated electronic component, the following processes are repeated: a process of printing a conductive pattern on an insulation layer, forming non-magnetic portions 12A-12G between both ends of the conductor pattern, forming a loop pattern by the conductor pattern and the non-magnetic portions 12A-12G on the insulation layer and pressurizing the loop pattern; a process of printing a magnetic paste on a part other than the loop pattern on the insulation layer to form a first magnetic portion, and pressurizing the first magnetic portion so that the surface of the first magnetic portion can be positioned on the same surface of the loop pattern surface; a process of printing a non-magnetic paste on a part other than one end on the conductive pattern to form a non-magnetic portion, forming a conductor on an end of the conductor pattern, and pressurizing the loop pattern; and a process of printing a magnetic paste on the first magnetic portion to form a second magnetic portion, and pressurizing the second magnetic portion so that the surface of the second magnetic portion can be positioned on the same plane of the loop pattern surface. Then, a coil pattern is formed in a laminated body. COPYRIGHT: (C)2007,JPO&INPIT
AbstractList PROBLEM TO BE SOLVED: To provide a method of manufacturing a laminated electronic component capable of acquiring low resistance and high DC superimposition characteristic even if it is miniaturized. SOLUTION: In the method of manufacturing a laminated electronic component, the following processes are repeated: a process of printing a conductive pattern on an insulation layer, forming non-magnetic portions 12A-12G between both ends of the conductor pattern, forming a loop pattern by the conductor pattern and the non-magnetic portions 12A-12G on the insulation layer and pressurizing the loop pattern; a process of printing a magnetic paste on a part other than the loop pattern on the insulation layer to form a first magnetic portion, and pressurizing the first magnetic portion so that the surface of the first magnetic portion can be positioned on the same surface of the loop pattern surface; a process of printing a non-magnetic paste on a part other than one end on the conductive pattern to form a non-magnetic portion, forming a conductor on an end of the conductor pattern, and pressurizing the loop pattern; and a process of printing a magnetic paste on the first magnetic portion to form a second magnetic portion, and pressurizing the second magnetic portion so that the surface of the second magnetic portion can be positioned on the same plane of the loop pattern surface. Then, a coil pattern is formed in a laminated body. COPYRIGHT: (C)2007,JPO&INPIT
Author NAGASAWA TADAYOSHI
SAKAKURA MITSUO
Author_xml – fullname: NAGASAWA TADAYOSHI
– fullname: SAKAKURA MITSUO
BookMark eNrjYmDJy89L5WQw83UN8fB3UfB3U_B19At1c3QOCQ3y9HNX8HH09fRzDHF1UXD1cXUOCfL383RWcPb3DfD3c_UL4WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYG5gZG5samRo7GRCkCAHWcKjs
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
ExternalDocumentID JP2007027352A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2007027352A3
IEDL.DBID EVB
IngestDate Fri Jul 19 11:49:55 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2007027352A3
Notes Application Number: JP20050206539
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070201&DB=EPODOC&CC=JP&NR=2007027352A
ParticipantIDs epo_espacenet_JP2007027352A
PublicationCentury 2000
PublicationDate 20070201
PublicationDateYYYYMMDD 2007-02-01
PublicationDate_xml – month: 02
  year: 2007
  text: 20070201
  day: 01
PublicationDecade 2000
PublicationYear 2007
RelatedCompanies TOKO INC
RelatedCompanies_xml – name: TOKO INC
Score 2.6647532
Snippet PROBLEM TO BE SOLVED: To provide a method of manufacturing a laminated electronic component capable of acquiring low resistance and high DC superimposition...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRICITY
INDUCTANCES
MAGNETS
SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
TRANSFORMERS
Title METHOD OF MANUFACTURING LAMINATED ELECTRONIC COMPONENT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20070201&DB=EPODOC&locale=&CC=JP&NR=2007027352A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7mFPVNp6JOpYj0rcjWX-tDkS5N6cqalNHK3sZSMhhCN1zFf99rbXVPewsJHJeE7-675JIDeJFDMxdVjTBrJISG_NbSHGM50oSz0vNcN4ayDhRjZoWZEc3NeQc-2rcw9T-h3_XniIioHPFe1vZ6-3-I5de5lbtXscauzVuQur7aRsc2sp-B6o9dmnCfE5UQN0pUNmvGbKQb3hEcI4-2KzjQ93H1LGW771OCCzhJUFxRXkJHFj04I23ptR6cxs2NNzYb8O2uwIppGnJf4YESeywLPJJmVS6DMvXiCfPQBCl0Skk642xCFMLjhDPK0mt4DmhKQg0VWPxNdxEle8rqN9AtNoW8BcVxBJK33F4JoRsCw1pd4AYsTYkcxLGcwR30Dwi6Pzjah_PfQ8sqT-MBuuXnl3xEb1uKp3qVfgA-jn1z
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7mFOebTkWdP4pI34ps7dr1YUiXprS1ScrIZG9jKR2I0A1X8d_3Wjfd095CAscl4bv7LrnkAJ7yXj9TVY0we6CUgfzWNlxrPjCUuzCzzLR6eR0oMm6HEyue9qcN-Ni-han_Cf2uP0dERGWI97K216v_Qyy_zq1cP6t37Fq-BHLo69vo2EH209X90ZCmwhdEJ2QYpzofb8YcpBveARwix3YqONC3UfUsZbXrU4JTOEpRXFGeQSMv2tAi29JrbThmmxtvbG7Atz4Hm1EZCl8TgcY8Pgk8IidVLoOWeCziHpogjSaUyLHgEdGIYKnglMsLeAyoJKGBCsz-pjuL0x1lzUtoFssivwLNdRWSt8xZKGVaCsNaU-EGzPs5chDXdrvX0Nkj6Gbv6AO0QsmSWRLx1w6c_B5gVjkbt9AsP7_yO_S8pbqvV-wHTGCAZg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+OF+MANUFACTURING+LAMINATED+ELECTRONIC+COMPONENT&rft.inventor=NAGASAWA+TADAYOSHI&rft.inventor=SAKAKURA+MITSUO&rft.date=2007-02-01&rft.externalDBID=A&rft.externalDocID=JP2007027352A