METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE

PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device with which a problem of washing in a copper wiring forming process using a low-k film can be solved. SOLUTION: A copper wiring layer 2 is formed on a silicon substrate 1; and a diffusion preventing film 7, an interlaye...

Full description

Saved in:
Bibliographic Details
Main Authors SODA EIICHI, SUDO ITSUKI, KAGEYAMA SATOSHI
Format Patent
LanguageEnglish
Published 22.12.2005
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device with which a problem of washing in a copper wiring forming process using a low-k film can be solved. SOLUTION: A copper wiring layer 2 is formed on a silicon substrate 1; and a diffusion preventing film 7, an interlayer insulating film 8, and a cap film 9 are then formed in order on the copper wiring layer 2. A hard mask 10 is then used to perform dry etching using plasma on the cap film 9, the interlayer insulating film 8, and the diffusion preventing film 7. An opening 11 is formed down to the copper wiring layer 2. At such a time, a residual electric charge 16 is generated inside the opening 11. Pure water wherein CO2is dissolved is then blown over the silicon substrate 1 in the state of rotating the silicon substrate 1. Ordinary washing treatment is performed thereafter, and a wiring layer is formed inside the opening 11. COPYRIGHT: (C)2006,JPO&NCIPI
AbstractList PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device with which a problem of washing in a copper wiring forming process using a low-k film can be solved. SOLUTION: A copper wiring layer 2 is formed on a silicon substrate 1; and a diffusion preventing film 7, an interlayer insulating film 8, and a cap film 9 are then formed in order on the copper wiring layer 2. A hard mask 10 is then used to perform dry etching using plasma on the cap film 9, the interlayer insulating film 8, and the diffusion preventing film 7. An opening 11 is formed down to the copper wiring layer 2. At such a time, a residual electric charge 16 is generated inside the opening 11. Pure water wherein CO2is dissolved is then blown over the silicon substrate 1 in the state of rotating the silicon substrate 1. Ordinary washing treatment is performed thereafter, and a wiring layer is formed inside the opening 11. COPYRIGHT: (C)2006,JPO&NCIPI
Author SODA EIICHI
KAGEYAMA SATOSHI
SUDO ITSUKI
Author_xml – fullname: SODA EIICHI
– fullname: SUDO ITSUKI
– fullname: KAGEYAMA SATOSHI
BookMark eNrjYmDJy89L5WTQ8XUN8fB3UfB3U_B19At1c3QOCQ3y9HNXCHb19XT293MJdQ7xD1JwcQ3zdHblYWBNS8wpTuWF0twMSm6uIc4euqkF-fGpxQWJyal5qSXxXgFGBgamxqbGFuYGjsZEKQIA4hUngA
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Edition 7
ExternalDocumentID JP2005353870A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2005353870A3
IEDL.DBID EVB
IngestDate Fri Jul 19 11:55:45 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2005353870A3
Notes Application Number: JP20040173607
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20051222&DB=EPODOC&CC=JP&NR=2005353870A
ParticipantIDs epo_espacenet_JP2005353870A
PublicationCentury 2000
PublicationDate 20051222
PublicationDateYYYYMMDD 2005-12-22
PublicationDate_xml – month: 12
  year: 2005
  text: 20051222
  day: 22
PublicationDecade 2000
PublicationYear 2005
RelatedCompanies RENESAS TECHNOLOGY CORP
RelatedCompanies_xml – name: RENESAS TECHNOLOGY CORP
Score 2.6342874
Snippet PROBLEM TO BE SOLVED: To provide a method of manufacturing a semiconductor device with which a problem of washing in a copper wiring forming process using a...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20051222&DB=EPODOC&locale=&CC=JP&NR=2005353870A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7mFPVNpzKdShHpk8Eure36MGRLWmahP5jt2NtY1gREmMNV_Pe91lX3tLeQwCU5-PLlLncXgHvDFT1hKItIYQtiKSGIS-eCILuaSJ89uzcv_R1hZI8yK5g-TRvwXufCVHVCv6viiIioBeK9qM7r1b8Ti1exletH8YZdH89-2ud6bR0jfVGq82HfS2IeM52xfpDo0bgaMxHcjjHYg328RzslHLzJsExLWW1zin8CBwmKWxan0JDLFhyx-uu1FhyGmxdvbG7Atz6Dh9BLRzHXYl8LB1HmD1ialbEM2mupyzjiGUvjsca9yQvzzuHO91I2Ijjt7G-TsyDZWqJ5AU20_mUbNMN13K6kSuW5aancFV2nS6USEi0ztVD2JXR2CLraOdqB499KpJRQeg3N4vNL3iDHFuK20s0P9R57jA
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUYPix2LMnlwc3dzYAzHQbhnIPoIb4W2h0CbGBInM-O97m6A88da0ybW95Ndf73p3BbjXHd7mujQ1wS2umZJzzSFTriG7Gkifbas9LfwdQWj5qTmYPE0q8L7JhSnrhH6XxRERUTPEe16e18t_JxYrYytXj_wNuz6evaTD1I11jPRFiMp6HTeOWERVSjuDWA1H5ZiB4Lb17h7s4x3bLuDgjntFWspym1O8YziIUdwiP4GKWNShRjdfr9XhMFi_eGNzDb7VKTwEbuJHTIk8JeiGqdelSVrEMiivhS6jkKU0iUYKc8d96p7Bnecm1Ndw2uxvk9kg3lqicQ5VtP5FAxTdsZ2WIFLO54Yp5w5v2S0iJBdomcmZtC6guUPQ5c7RW6j5STDMhv3wpQlHv1VJiUbIFVTzzy9xjXyb85tSTz_rqn5_
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=METHOD+OF+MANUFACTURING+SEMICONDUCTOR+DEVICE&rft.inventor=SODA+EIICHI&rft.inventor=SUDO+ITSUKI&rft.inventor=KAGEYAMA+SATOSHI&rft.date=2005-12-22&rft.externalDBID=A&rft.externalDocID=JP2005353870A