CONNECTING TERMINAL, ITS MANUFACTURING METHOD, SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD

PROBLEM TO BE SOLVED: To prevent an inter-bump short circuit when a bump is formed on a fine-pitch product by electroless plating and to ensure bump adhesion strength. SOLUTION: A first protection film 3 and a second protection film 4 are formed on an electrode pad 2, and a bump 5 is formed in a par...

Full description

Saved in:
Bibliographic Details
Main Authors YAMAGUCHI SHINJI, ONO ATSUSHI, ASAZU TAKURO
Format Patent
LanguageEnglish
Published 14.11.2003
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To prevent an inter-bump short circuit when a bump is formed on a fine-pitch product by electroless plating and to ensure bump adhesion strength. SOLUTION: A first protection film 3 and a second protection film 4 are formed on an electrode pad 2, and a bump 5 is formed in a part where both the first protection film 3 and the second protection film 4 which are laminated each other have been removed. Here, an opening 3a being a part removed of the first protection film 3 located in a lower layer is formed larger than an opening 4a being a part removed of the second protection film 4 located in an upper layer, the second protection film 4 of the upper layer has a structure of being overhung, and the bottom of the bump 5 is formed so as to enter below the second protection film 4 in the outer periphery thereof. COPYRIGHT: (C)2004,JPO
AbstractList PROBLEM TO BE SOLVED: To prevent an inter-bump short circuit when a bump is formed on a fine-pitch product by electroless plating and to ensure bump adhesion strength. SOLUTION: A first protection film 3 and a second protection film 4 are formed on an electrode pad 2, and a bump 5 is formed in a part where both the first protection film 3 and the second protection film 4 which are laminated each other have been removed. Here, an opening 3a being a part removed of the first protection film 3 located in a lower layer is formed larger than an opening 4a being a part removed of the second protection film 4 located in an upper layer, the second protection film 4 of the upper layer has a structure of being overhung, and the bottom of the bump 5 is formed so as to enter below the second protection film 4 in the outer periphery thereof. COPYRIGHT: (C)2004,JPO
Author ONO ATSUSHI
ASAZU TAKURO
YAMAGUCHI SHINJI
Author_xml – fullname: YAMAGUCHI SHINJI
– fullname: ONO ATSUSHI
– fullname: ASAZU TAKURO
BookMark eNrjYmDJy89L5WRIcPb383N1DvH0c1cIcQ3y9fRz9NFR8AwJVvB19At1c3QOCQ0Cyfm6hnj4u-goBLv6egK1uIQ6h_gHKbi4hnk6uyo4-rng1MLDwJqWmFOcyguluRmU3FxDnD10Uwvy41OLCxKTU_NSS-K9AowMDIyNjUwMjQwcjYlSBABGyjWj
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Edition 7
ExternalDocumentID JP2003324120A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2003324120A3
IEDL.DBID EVB
IngestDate Fri Jul 19 16:04:56 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2003324120A3
Notes Application Number: JP20020127573
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20031114&DB=EPODOC&CC=JP&NR=2003324120A
ParticipantIDs epo_espacenet_JP2003324120A
PublicationCentury 2000
PublicationDate 20031114
PublicationDateYYYYMMDD 2003-11-14
PublicationDate_xml – month: 11
  year: 2003
  text: 20031114
  day: 14
PublicationDecade 2000
PublicationYear 2003
RelatedCompanies SHARP CORP
RelatedCompanies_xml – name: SHARP CORP
Score 2.580511
Snippet PROBLEM TO BE SOLVED: To prevent an inter-bump short circuit when a bump is formed on a fine-pitch product by electroless plating and to ensure bump adhesion...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
SEMICONDUCTOR DEVICES
Title CONNECTING TERMINAL, ITS MANUFACTURING METHOD, SEMICONDUCTOR DEVICE AND ITS MANUFACTURING METHOD
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20031114&DB=EPODOC&locale=&CC=JP&NR=2003324120A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6JOJYj0acV1_dA-DOmS1nXYtGzp2NtcSwoidMNV_Pe91k334p4SciQkB7-7S3IfAHftTKYJKhY11WaPqoEGqWp3ZKaaNjYJSsdELwOFA271Y2MwMSc1eF_HwlR5Qr-q5IiIqBTxXlTyevH3iMUq38rlffKGQ_MnT3SZsr4d6whdQ2G9rhuFLKQKpd1BpPBhRUPbQeu0nR3YRTv6ofT_cse9MixlsalTvCPYi3C5vDiGmswbcEDXpdcasB-sfryxuwLf8gReaci5S4XPnwkaoYHPnZcW8cWIBA6PPYeKuHRtIIEr-iFrkVHJ4pCzmIpwSJg79qlLHM7-nXIKt54raF_FrU5_GTMdRBvH0s-gns9zeQ4kTSy7jIrWU2kaiSVnWprNynrfpmEZmWZfQHPLQpdbqU04_PFn01TNuIJ68fEpr1EvF8lNxc9vW1eIyQ
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaPiR2PMnlhk7CPsgZjRbm7IugUK4Q3ZsiXGZBCZ8d_3NkF5kac2vbRpL_ndXdv7AHhopUkcoWKRY2XekTU0SGWznaSybmIToXSM1CJQ2OeGO9b6U31agfdNLEyZJ_SrTI6IiIoR73kpr5d_j1is9K1cPUZvOLR4ckSXSZvbsYrQ1STW69phwAIqUdrthxIfljS0HZR2y9qDfbSxO0WifXvSK8JSlts6xTmGgxCXy_ITqCRZHWp0U3qtDof--scbu2vwrU7hlQac21R4_JmgEep73Bo0iSdGxLf42LGoGBeuDcS3hRuwJhkVLA44G1MRDAmzJx61icXZv1PO4N6xBXVl3OrslzGzfrh1LPUcqtkiSy6AxJFhFlHRapzoWmQkcyVO50W9b10ztFQxL6GxY6GrndQ7qLnCH8wGHn9pwNGPb5siK9o1VPOPz-QGdXQe3Za8_Qbug4u5
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=CONNECTING+TERMINAL%2C+ITS+MANUFACTURING+METHOD%2C+SEMICONDUCTOR+DEVICE+AND+ITS+MANUFACTURING+METHOD&rft.inventor=YAMAGUCHI+SHINJI&rft.inventor=ONO+ATSUSHI&rft.inventor=ASAZU+TAKURO&rft.date=2003-11-14&rft.externalDBID=A&rft.externalDocID=JP2003324120A