COMPANDING CIRCUIT

PROBLEM TO BE SOLVED: To optionally move a contour (edge) of a video signal and to delay it in the unit of several n-sec by dynamically varying a delay in the video signal at a high speed. SOLUTION: Latches 121-12n of n-stage are connected in series with an input terminal 11. Respective outputs from...

Full description

Saved in:
Bibliographic Details
Main Author HARADA SHIGERU
Format Patent
LanguageEnglish
Published 16.06.2000
Edition7
Subjects
Online AccessGet full text

Cover

Loading…
Abstract PROBLEM TO BE SOLVED: To optionally move a contour (edge) of a video signal and to delay it in the unit of several n-sec by dynamically varying a delay in the video signal at a high speed. SOLUTION: Latches 121-12n of n-stage are connected in series with an input terminal 11. Respective outputs from the latches 121-12n are fed to a selector 15. The selector 15 selects any of the outputs of the latches 121-12n based on a control signal CTLa. A sampling clock CK is fed to a delay circuit 14. The delay circuit 14 delays a clock CK by a time being fine divisions of on clock period T. A selector 17 using a control signal CTLb to select a clock fed to a D/A converter 18. The D/A converter 18 receives a digital luminance signal selected by the selector 15 via a latch 16. An analog luminance signal is extracted at an output terminal 19 of the D/A converter 18.
AbstractList PROBLEM TO BE SOLVED: To optionally move a contour (edge) of a video signal and to delay it in the unit of several n-sec by dynamically varying a delay in the video signal at a high speed. SOLUTION: Latches 121-12n of n-stage are connected in series with an input terminal 11. Respective outputs from the latches 121-12n are fed to a selector 15. The selector 15 selects any of the outputs of the latches 121-12n based on a control signal CTLa. A sampling clock CK is fed to a delay circuit 14. The delay circuit 14 delays a clock CK by a time being fine divisions of on clock period T. A selector 17 using a control signal CTLb to select a clock fed to a D/A converter 18. The D/A converter 18 receives a digital luminance signal selected by the selector 15 via a latch 16. An analog luminance signal is extracted at an output terminal 19 of the D/A converter 18.
Author HARADA SHIGERU
Author_xml – fullname: HARADA SHIGERU
BookMark eNrjYmDJy89L5WQQcvb3DXD0c_H0c1dw9gxyDvUM4WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8V4BRgYGBoZmpkaGRo7GRCkCADxaICQ
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Edition 7
ExternalDocumentID JP2000165212A
GroupedDBID EVB
ID FETCH-epo_espacenet_JP2000165212A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:07:13 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_JP2000165212A3
Notes Application Number: JP19980335852
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000616&DB=EPODOC&CC=JP&NR=2000165212A
ParticipantIDs epo_espacenet_JP2000165212A
PublicationCentury 2000
PublicationDate 20000616
PublicationDateYYYYMMDD 2000-06-16
PublicationDate_xml – month: 06
  year: 2000
  text: 20000616
  day: 16
PublicationDecade 2000
PublicationYear 2000
RelatedCompanies SONY CORP
RelatedCompanies_xml – name: SONY CORP
Score 2.5167203
Snippet PROBLEM TO BE SOLVED: To optionally move a contour (edge) of a video signal and to delay it in the unit of several n-sec by dynamically varying a delay in the...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
PICTORIAL COMMUNICATION, e.g. TELEVISION
PULSE TECHNIQUE
Title COMPANDING CIRCUIT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000616&DB=EPODOC&locale=&CC=JP&NR=2000165212A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQSTM1TzKzNAfmb8s0YAfF3CRN1yIpKUkXWFymJgLrr7RE8D5uXz8zj1ATrwjTCCaGbNheGPA5oeXgwxGBOSoZmN9LwOV1AWIQywW8trJYPykTKJRv7xZi66IG6x2DamQzNRcnW9cAfxd_ZzVnZ1uvADW_ILCcoRloo6ojMwMrsB1tDsoOrmFOoG0pBch1ipsgA1sA0Li8EiEGptQ8YQZOZ9jVa8IMHL7QGW8gE5r5ikUYhJz9fQMc_Vw8_dwVnD2DnEM9Q0QZlNxcQ5w9dIGGx8O9Eu8VgOQQYzEGFmAfP1WCQcHQMBVYGVskGwP7DyYWphaJRqkWwJZMkpmJeRKwikmVZJDGY5AUXllpBi7I_nEzXUMzGQaWkqLSVFlgTVqSJAcOAQCDaXJi
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7mFOebm4pu_hgifStS1ybdQ5EtbW3r-oPRyd5KM1IQYQ7X4b_vNa66p72FBI4k8N13l-S7ADwUBuVkSBHfwwITFKoXqsk5V9Fdihz5q8iljjuMiDfTg7kxb8BHrYWRdUK_ZXFERNQC8V5Kf736P8Sy5dvK9SN_x67PZze1bKXOjitGJoo9tpwktmOmMGYFiRJN5ZhGKqHq6AAOMcamFRyct3ElS1ntcop7CkcJmluWbWiIZQdarP56rQPH4fbGG5tb8K3PoM3iMBlFth-99Jk_ZTM_PYd710mZp6Lx7G8pWZDsTGRwAU3M8cUl9DVNIBmbiwHmD7ppmPmTMDGS4USnHClGXEFvj6Hu3tE7aHlpOMkmfvTag5NfLTlRNXINzfJrI26QVUt-K3fjBwsHdVU
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=COMPANDING+CIRCUIT&rft.inventor=HARADA+SHIGERU&rft.date=2000-06-16&rft.externalDBID=A&rft.externalDocID=JP2000165212A