Apparatus and method for reducing the flushing time of a cache

A processor is described having cache circuitry and logic circuitry. The logic circuitry is to manage the entry and removal of cache lines from the cache circuitry. The logic circuitry includes storage circuitry and control circuitry. The storage circuitry is to store information identifying a set o...

Full description

Saved in:
Bibliographic Details
Main Authors Ramesh Illikkal, Ravishankar Iyer, Jaideep Moses, Sadagopan Srinivasan
Format Patent
LanguageEnglish
Published 19.08.2020
Subjects
CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Online AccessGet full text

Cover

Abstract A processor is described having cache circuitry and logic circuitry. The logic circuitry is to manage the entry and removal of cache lines from the cache circuitry. The logic circuitry includes storage circuitry and control circuitry. The storage circuitry is to store information identifying a set of cache lines within the cache that are in a modified state. The control circuitry is coupled to the storage circuitry to receive the information from the storage circuitry, responsive to a signal to flush the cache, and determine addresses of the cache therefrom so that the set of cache lines are read from the cache so as to avoid reading cache lines from the cache that are in an invalid or a clean state.
AbstractList A processor is described having cache circuitry and logic circuitry. The logic circuitry is to manage the entry and removal of cache lines from the cache circuitry. The logic circuitry includes storage circuitry and control circuitry. The storage circuitry is to store information identifying a set of cache lines within the cache that are in a modified state. The control circuitry is coupled to the storage circuitry to receive the information from the storage circuitry, responsive to a signal to flush the cache, and determine addresses of the cache therefrom so that the set of cache lines are read from the cache so as to avoid reading cache lines from the cache that are in an invalid or a clean state.
Author Ramesh Illikkal
Jaideep Moses
Ravishankar Iyer
Sadagopan Srinivasan
Author_xml – fullname: Ramesh Illikkal
– fullname: Ravishankar Iyer
– fullname: Jaideep Moses
– fullname: Sadagopan Srinivasan
BookMark eNrjYmDJy89L5WSwcywoSCxKLCktVkjMS1HITS3JyE9RSMsvUihKTSlNzsxLVyjJSFVIyyktzgBzMnNTFfLTFBIVkhOTM1J5GFjTEnOKU3mhNDeDvJtriLOHbmpBfnxqcUFicmpeakm8u5ORqaGlkamlkzFhFQBkNzDK
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID GB2519259B
GroupedDBID EVB
ID FETCH-epo_espacenet_GB2519259B3
IEDL.DBID EVB
IngestDate Fri Jul 19 15:20:46 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_GB2519259B3
Notes Application Number: GB20150001454
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200819&DB=EPODOC&CC=GB&NR=2519259B
ParticipantIDs epo_espacenet_GB2519259B
PublicationCentury 2000
PublicationDate 20200819
PublicationDateYYYYMMDD 2020-08-19
PublicationDate_xml – month: 08
  year: 2020
  text: 20200819
  day: 19
PublicationDecade 2020
PublicationYear 2020
RelatedCompanies Intel Corporation
Ramesh Illikkal
Jaideep Moses
Ravishankar Iyer
Sadagopan Srinivasan
RelatedCompanies_xml – name: Ravishankar Iyer
– name: Jaideep Moses
– name: Sadagopan Srinivasan
– name: Ramesh Illikkal
– name: Intel Corporation
Score 3.2887883
Snippet A processor is described having cache circuitry and logic circuitry. The logic circuitry is to manage the entry and removal of cache lines from the cache...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Apparatus and method for reducing the flushing time of a cache
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20200819&DB=EPODOC&locale=&CC=GB&NR=2519259B
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LS8NAEB5qfd40KvW9B8kt2NTEJIco5NUi9IFU6a0kmw0KkpQmwb_vzJqol15nYdhdmJ1vZme-AbgdOHFiZ7yv2aZpY4AihEa4WRM6zxwiQDMMak4eTx5Gr8bzwlx04L3thZE8oV-SHBEtiqO9V_K9Xv0lsQJZW1neJR8oKp6iuRuoTXQ8kB5ODTw3nE2Dqa_6vjv01MmLSw2aiPS9LdhGEG1R8Vf45lFPyuq_Q4kOYWeGuvLqCDoiV2Dfb-euKbA3br67FdiV9Zm8RGFjg-UxPCJwJL7uumRxnrKfEdAMsSdbEw0ruiKGoI5ln7XMLjGaHs-KjMWME3nzCdxE4dwfabil5e_pl0Ov3fv9KXTzIhc9YEbfEIgNhE4RmjBTgn16mpgmt6zMiPUz6G3Scr556QIO6A4pZao7l9Ct1rW4Qp9bJdfyur4BtEyFEg
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT8MwDLbGeIwbFNB4LgfUW8U6WtYdClJfK7B2Eypot6mPVCChblo78fexQwdcdk0ky7Hk-LMTfwa47g3ixMjTrmLouoEJCucK4WaFq2k-IAI0TaPm5CC881-1p6k-bcD7uhdG8IR-CXJE9KgU_b0S9_Xir4jliL-V5U3ygUvzBy8yHbnOjnsiwsmOZbqTsTO2Zds2h5YcvpjUoIlI39qCbQTYBrHsu28W9aQs_gcU7wB2JiirqA6hwQsJWvZ67poEe0H93C3BrvifmZa4WPtgeQT3CByJr3tVsrjI2M8IaIbYky2JhhVDEUNQx_LPlaguMZoez-Y5i1lK5M3H0PHcyPYVVGn2e_rZ0FrrfnsCzWJe8DYwratxxAZcpQyN6xnBPjVLdD3t93MtVk-hvUnK2eatDrT8KBjNRo_h8znskz2pfKoOLqBZLVf8EuNvlVwJ030DGbWIAg
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Apparatus+and+method+for+reducing+the+flushing+time+of+a+cache&rft.inventor=Ramesh+Illikkal&rft.inventor=Ravishankar+Iyer&rft.inventor=Jaideep+Moses&rft.inventor=Sadagopan+Srinivasan&rft.date=2020-08-19&rft.externalDBID=B&rft.externalDocID=GB2519259B