MEMORY CIRCUIT SYSTEM AND METHOD
A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing v...
Saved in:
| Main Authors | , , , , |
|---|---|
| Format | Patent |
| Language | English French German |
| Published |
11.12.2019
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.). |
|---|---|
| AbstractList | A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a plurality of memory circuits and a system. The interface circuit is operable to interface the memory circuits and the system for performing various functionality (e.g. power management, simulation/emulation, etc.). |
| Author | WEBER, Frederick Daniel WANG, David T SCHAKEL, Keith R SMITH, Michael John Sebastian RAJAN, Suresh Natarajan |
| Author_xml | – fullname: RAJAN, Suresh Natarajan – fullname: SCHAKEL, Keith R – fullname: WEBER, Frederick Daniel – fullname: SMITH, Michael John Sebastian – fullname: WANG, David T |
| BookMark | eNrjYmDJy89L5WRQ8HX19Q-KVHD2DHIO9QxRCI4MDnH1VXD0cwHKhHj4u_AwsKYl5hSn8kJpbgYFN9cQZw_d1IL8-NTigsTk1LzUknjXAGNjMxMjSwsnQ2MilAAAk-4jWg |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| DocumentTitleAlternate | SPEICHERSYSTEM UND ZUGEHÖRIGES VERFAHREN SYSTEME DE MEMOIRE E PROCEDE |
| ExternalDocumentID | EP3364298B1 |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_EP3364298B13 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 15:08:20 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English French German |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_EP3364298B13 |
| Notes | Application Number: EP20180166674 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191211&DB=EPODOC&CC=EP&NR=3364298B1 |
| ParticipantIDs | epo_espacenet_EP3364298B1 |
| PublicationCentury | 2000 |
| PublicationDate | 20191211 |
| PublicationDateYYYYMMDD | 2019-12-11 |
| PublicationDate_xml | – month: 12 year: 2019 text: 20191211 day: 11 |
| PublicationDecade | 2010 |
| PublicationYear | 2019 |
| RelatedCompanies | Google LLC |
| RelatedCompanies_xml | – name: Google LLC |
| Score | 3.245124 |
| Snippet | A memory circuit system and method are provided in the context of various embodiments. In one embodiment, an interface circuit remains in communication with a... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING INFORMATION STORAGE PHYSICS STATIC STORES |
| Title | MEMORY CIRCUIT SYSTEM AND METHOD |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20191211&DB=EPODOC&locale=&CC=EP&NR=3364298B1 |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1La8MwDBale962bGPdixxGbmFpns0hjMV2SAd50KajPZUmsaGXriwZ-_tTQtrtsl2MkUG2BbL0SbIN8Ch0S-i8MNQSzz7VdLDJNUtThbBd23KELvImNBDFdjgzX-fWvAfr3V2Y9p3Qr_ZxRNSoAvW9bs_r7U8Qi7a1ldVTvkbS-3OQeVTp0DGCDwQ0CvU9liY0IQoh2FPiiWcY6Gi7Ix-B0gF60U5T_cXe_OZSyva3RQnO4DBFZpv6HHp8I8EJ2X28JsFx1OW7JThqCzSLComdElYXIEcsSiYLmYwnZDbO5OlimrFIfokpjmRhQi9BDlhGQhUnXe43uGTpfnnGFfQR9_NrkNFTM8vCafKUpbkyxYjrmq2tSse0XJtzZwCDP9nc_DN2C6eNpJqajOHwDvr1xye_R8ta5w-tTL4B8Lh4jg |
| link.rule.ids | 230,309,783,888,25578,76884 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNUQM-ezC9NZY-4dAY2W7TKm0JFAMnQtvdhAsSW-Pfd7op6EUvm81Oso9JZme-nccCPHDN5BrLdCXHu08xbGxS1VQVzq2BZdpc42n1NBBGlj8zXubmvAHrXS6MqBP6JYojokRlKO-luK-3P49YroitLB7TNQ69P3mJ48o1OkbwgYBGdocOHcduTGRCsCdHE0fX0dAe9IcIlA7Qwu5XZfbp27BKStn-1ijeKRyOcbJNeQYNtmlDi-w-XmvDcVj7u9twJAI0swIHayEszkEKaRhPFhIJJmQWJNJ0MU1oKD1HLlISP3YvQPJoQnwFF13uD7ik4_329EtoIu5nHZDQUjPyzK78lLmxMnifaaqlrnLbMAcWY3YXun9Oc_UP7R5afhKOlqMger2Gk4prVXxGr3cDzfLjk92ili3TO8Gfb798e34 |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=MEMORY+CIRCUIT+SYSTEM+AND+METHOD&rft.inventor=RAJAN%2C+Suresh+Natarajan&rft.inventor=SCHAKEL%2C+Keith+R&rft.inventor=WEBER%2C+Frederick+Daniel&rft.inventor=SMITH%2C+Michael+John+Sebastian&rft.inventor=WANG%2C+David+T&rft.date=2019-12-11&rft.externalDBID=B1&rft.externalDocID=EP3364298B1 |