POWER MULTIPLEXING WITH FLIP-FLOPS

Data retention circuitry, such as at least one integrated circuit (IC), is disclosed herein for power multiplexing with flip-flops having a retention feature. In an example aspect, an IC includes a first power rail and a second power rail. The IC further includes a flip-flop and power multiplexing c...

Full description

Saved in:
Bibliographic Details
Main Authors GEMAR, Jeffrey, CAO, Lipeng, VILANGUDIPITCHAI, Ramaprasath
Format Patent
LanguageEnglish
French
German
Published 01.08.2018
Subjects
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online AccessGet full text

Cover

Abstract Data retention circuitry, such as at least one integrated circuit (IC), is disclosed herein for power multiplexing with flip-flops having a retention feature. In an example aspect, an IC includes a first power rail and a second power rail. The IC further includes a flip-flop and power multiplexing circuitry. The flip flop includes a master portion and a slave portion. The master portion is coupled to the first power rail for a regular operational mode and for a retention operational mode. The power multiplexing circuitry is configured to couple the slave portion to the first power rail for the regular operational mode and to the second power rail for the retention operational mode.
AbstractList Data retention circuitry, such as at least one integrated circuit (IC), is disclosed herein for power multiplexing with flip-flops having a retention feature. In an example aspect, an IC includes a first power rail and a second power rail. The IC further includes a flip-flop and power multiplexing circuitry. The flip flop includes a master portion and a slave portion. The master portion is coupled to the first power rail for a regular operational mode and for a retention operational mode. The power multiplexing circuitry is configured to couple the slave portion to the first power rail for the regular operational mode and to the second power rail for the retention operational mode.
Author GEMAR, Jeffrey
CAO, Lipeng
VILANGUDIPITCHAI, Ramaprasath
Author_xml – fullname: GEMAR, Jeffrey
– fullname: CAO, Lipeng
– fullname: VILANGUDIPITCHAI, Ramaprasath
BookMark eNrjYmDJy89L5WRQCvAPdw1S8A31CfEM8HGN8PRzVwj3DPFQcPPxDNB18_EPCOZhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAcbGpsYWlsaOhsZEKAEA75wkGg
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate MULTIPLEXAGE D'ALIMENTATION À BASCULES BISTABLES
LEISTUNGSMULTIPLEXING MIT FLIP-FLOPS
ExternalDocumentID EP3353893A1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP3353893A13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:30:14 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP3353893A13
Notes Application Number: EP20160767062
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180801&DB=EPODOC&CC=EP&NR=3353893A1
ParticipantIDs epo_espacenet_EP3353893A1
PublicationCentury 2000
PublicationDate 20180801
PublicationDateYYYYMMDD 2018-08-01
PublicationDate_xml – month: 08
  year: 2018
  text: 20180801
  day: 01
PublicationDecade 2010
PublicationYear 2018
RelatedCompanies Qualcomm Incorporated
RelatedCompanies_xml – name: Qualcomm Incorporated
Score 3.1596882
Snippet Data retention circuitry, such as at least one integrated circuit (IC), is disclosed herein for power multiplexing with flip-flops having a retention feature....
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Title POWER MULTIPLEXING WITH FLIP-FLOPS
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20180801&DB=EPODOC&locale=&CC=EP&NR=3353893A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3fS8MwED7GFPVNp-L8RRHpW9GSdl0firg2tZWuDbNzextNlsJe5nAV_32vsZu-6NuRwCU5-HL5krsLwG0picmF4xi2vBeG5QqJmDMFwl24BVIiq5Sq2mfai8bW89SetmCxyYVRdUI_VXFERJRAvFdqv179XGIFKrZyfccX2PT2EOZeoDfs2KyrJJp6MPAoy4LM130fJT0deYTYtWt-RKK0g6dopwYDfR3USSmr3x4lPIRdhsqW1RG05LID-_7m47UO7A2b924UG-itj-GGZRM60objJI9ZQqdx-qRN4jzSQuTmRphk7OUEtJDmfmTgYLPtwmaUbadFTqGNfF-egeYSRL5Z9O0eKS1OCtflc9mfc1sWpTQt3oXun2rO_-m7gIPaQt_Ra5fQrt4_5BV61IpfK1t8AfrCd20
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKe5Rp-LmrYj0rbiQdl0firhebLU3Zuf6Nposhb3M4Sr-fU9rN33Rt0MCJxf4cvIlJ18AbgtBCeO6rmhiwBXV4AIxRzjCnRs5UiK1ELXaZzT0pupTpmUtWG7fwtQ6oZ-1OCIiiiPey3q9Xv8cYtl1buXmji2x6O3eTU1bbtgxqVQSiWyPTSeJ7diSLQstOZqYlGpVaH5AorSHO2y9AoPzOq4epax_RxT3EPYTdLYqj6AlVl3oWNuP17pwEDb33Wg20Nscw00Sz5yJFE6D1E8CJ_OjR2nmp57kIjdX3CBOXk5Acp3U8hRsbL4b2NxJdt2ip9BGvi_OQDIoIp_kI21IC5XR3DDYQowWTBN5IYjKetD7003_n7pr6HhpGMwDP3o-r_jpgHxnsl1Au3z_EJcYXUt2Vc_LF733elY
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=POWER+MULTIPLEXING+WITH+FLIP-FLOPS&rft.inventor=GEMAR%2C+Jeffrey&rft.inventor=CAO%2C+Lipeng&rft.inventor=VILANGUDIPITCHAI%2C+Ramaprasath&rft.date=2018-08-01&rft.externalDBID=A1&rft.externalDocID=EP3353893A1