VERTICAL TRENCH ROUTING IN A SUBSTRATE
An interconnect topology that includes vertical trench routing in a substrate is disclosed. In one embodiment, the interconnect comprises a substrate having a plurality of layers including a first ground plane layer; a pair of signal conductors that form a differential signal pair, each conductor of...
Saved in:
Main Authors | , , , , |
---|---|
Format | Patent |
Language | English French German |
Published |
25.08.2021
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | An interconnect topology that includes vertical trench routing in a substrate is disclosed. In one embodiment, the interconnect comprises a substrate having a plurality of layers including a first ground plane layer; a pair of signal conductors that form a differential signal pair, each conductor of the pair of signal conductors having a first portion and a second portion, the second portion extending from the first portion into at least one of the plurality of layers, wherein width of the second portion is less than width of the first portion; and wherein the first ground plane layer is only a first partial layer and has a first void region that is closer to the pair of signal conductors than the first partial layer. |
---|---|
AbstractList | An interconnect topology that includes vertical trench routing in a substrate is disclosed. In one embodiment, the interconnect comprises a substrate having a plurality of layers including a first ground plane layer; a pair of signal conductors that form a differential signal pair, each conductor of the pair of signal conductors having a first portion and a second portion, the second portion extending from the first portion into at least one of the plurality of layers, wherein width of the second portion is less than width of the first portion; and wherein the first ground plane layer is only a first partial layer and has a first void region that is closer to the pair of signal conductors than the first partial layer. |
Author | CHEAH, Bok Eng KONG, Jackson CHEN, Kuan-Yu YONG, Khang Choong HECK, Howard L |
Author_xml | – fullname: YONG, Khang Choong – fullname: CHEAH, Bok Eng – fullname: KONG, Jackson – fullname: CHEN, Kuan-Yu – fullname: HECK, Howard L |
BookMark | eNrjYmDJy89L5WRQC3MNCvF0dvRRCAly9XP2UAjyDw3x9HNX8PRTcFQIDnUKDglyDHHlYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgHGRsaGRmYmTobGRCgBAGDrJNo |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | VERTIKALES GRABENROUTING IN EINEM SUBSTRAT ROUTAGE PAR TRANCHÉE VERTICALE DANS UN SUBSTRAT |
ExternalDocumentID | EP3231264B1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_EP3231264B13 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 13:01:06 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English French German |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_EP3231264B13 |
Notes | Application Number: EP20150868234 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210825&DB=EPODOC&CC=EP&NR=3231264B1 |
ParticipantIDs | epo_espacenet_EP3231264B1 |
PublicationCentury | 2000 |
PublicationDate | 20210825 |
PublicationDateYYYYMMDD | 2021-08-25 |
PublicationDate_xml | – month: 08 year: 2021 text: 20210825 day: 25 |
PublicationDecade | 2020 |
PublicationYear | 2021 |
RelatedCompanies | Intel Corporation |
RelatedCompanies_xml | – name: Intel Corporation |
Score | 3.3559191 |
Snippet | An interconnect topology that includes vertical trench routing in a substrate is disclosed. In one embodiment, the interconnect comprises a substrate having a... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR ELECTRICITY MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS PRINTED CIRCUITS RESONATORS, LINES, OR OTHER DEVICES OF THE WAVEGUIDE TYPE SEMICONDUCTOR DEVICES WAVEGUIDES |
Title | VERTICAL TRENCH ROUTING IN A SUBSTRATE |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210825&DB=EPODOC&locale=&CC=EP&NR=3231264B1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV07T8MwED5VBQFbKSAKBXlA3iKqPNshQsRxSJGaRsGtulW146FLqWgQf59zlBYW2E62dH5I57vv7PsM8GAIWHxVjiw9UqXlqkBaGIasrEA6WvuloweeKXCeZH46c18X3qIF630tTM0T-lWTI6JFKbT3qj6vtz9JrLh-W7l7lGtsen9KRBjTBh0jfkHEQ-Mo5Pk0njLKGEo0K0IH4xj0_RECpSMTRRuafT6PTFHK9rdHSTpwnKOyTXUOLb3pwinbf7zWhZNJc9-NYmN6uwugc14IQ15ARMEzlhJDaDzOXsg4I8_kbRaZ348FvwSScMFSCwdcHha35Plhas4VtBHz62sgyrbVEMGEkj4CODVceYG0B45yNUZ0nix70PtTzc0_fbdwZnbJJEVtrw_t6uNT36FXreR9vR_fz5d3xw |
link.rule.ids | 230,309,786,891,25594,76903 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfZ3PT8IwFMdfCBrxpqgRf_ZgdlskG9vgsBj3y01ZWeYg3Bba9cAFiMz47_vaDPSit6ZN-it5e-_T7n0L8CAFWGxejXQx4pU-4A7TMQxZ6A4zhbArU_QtmeCcUjueDl7n1rwFy10ujNIJ_VLiiGhRHO29Vt_rzc8hVqD-rdw-siVWrZ-iwg20ho6RX5B4tMBzw2wSTHzN97Gk0dw1MY5B3-8hKB04SISKlGaeTErZ_PYo0QkcZtjZqj6Fllh1oePvHl7rwlHa3HdjsTG97RloszAvpHgBKfKQ-jGRgsYJfSEJJc_kferJ14-L8BxIFBZ-rOOA5X5xZZjtp2ZeQBuZX1wC4YbBhwgTnNkIcHy4sBxm9E0-EBjRWazqQe_Pbq7-abuHTlyk43Kc0LdrOJY7Jg9IDesG2vXHp7hFD1uzO7U3343xerE |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=VERTICAL+TRENCH+ROUTING+IN+A+SUBSTRATE&rft.inventor=YONG%2C+Khang+Choong&rft.inventor=CHEAH%2C+Bok+Eng&rft.inventor=KONG%2C+Jackson&rft.inventor=CHEN%2C+Kuan-Yu&rft.inventor=HECK%2C+Howard+L&rft.date=2021-08-25&rft.externalDBID=B1&rft.externalDocID=EP3231264B1 |