Semiconductor package, semiconductor apparatus and method for manufacturing semiconductor package

A semiconductor package includes: a metal plate including a first surface, a second surface and a side surface; a semiconductor chip on the first surface of the metal plate, the semiconductor chip comprising a first surface, a second surface and a side surface; a first insulating layer that covers t...

Full description

Saved in:
Bibliographic Details
Main Authors Rokugawa, Akio, Tateiwa, Akihiko, Tanaka, Masato
Format Patent
LanguageEnglish
French
German
Published 29.06.2022
Subjects
Online AccessGet full text

Cover

Loading…
Abstract A semiconductor package includes: a metal plate including a first surface, a second surface and a side surface; a semiconductor chip on the first surface of the metal plate, the semiconductor chip comprising a first surface, a second surface and a side surface; a first insulating layer that covers the second surface of the metal plate; a second insulating layer that covers the first surface of the metal plate, and the first surface and the side surface of the semiconductor chip; and a wiring structure on the second insulating layer and including: a wiring layer electrically connected to the semiconductor chip; and an interlayer insulating layer on the wiring layer. A thickness of the metal plate is thinner than that of the semiconductor chip, and the side surface of the metal plate is covered by the first insulating layer or the second insulating layer.
AbstractList A semiconductor package includes: a metal plate including a first surface, a second surface and a side surface; a semiconductor chip on the first surface of the metal plate, the semiconductor chip comprising a first surface, a second surface and a side surface; a first insulating layer that covers the second surface of the metal plate; a second insulating layer that covers the first surface of the metal plate, and the first surface and the side surface of the semiconductor chip; and a wiring structure on the second insulating layer and including: a wiring layer electrically connected to the semiconductor chip; and an interlayer insulating layer on the wiring layer. A thickness of the metal plate is thinner than that of the semiconductor chip, and the side surface of the metal plate is covered by the first insulating layer or the second insulating layer.
Author Tanaka, Masato
Rokugawa, Akio
Tateiwa, Akihiko
Author_xml – fullname: Rokugawa, Akio
– fullname: Tateiwa, Akihiko
– fullname: Tanaka, Masato
BookMark eNrjYmDJy89L5WRIDE7NzUzOz0spTS7JL1IoSEzOTkxP1VEoRhFOLChILEosKS1WSMxLUchNLcnIT1FIA0rkJuaVpiUml5QWZealo2mCmsXDwJqWmFOcyguluRkU3FxDnD10Uwvy41OLgapS81JL4l0DjMxMTYwtLJwMjYlQAgBvaUA5
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate Boîtier de semi-conducteur, dispositif à semi-conducteur et procédé de fabrication d'un boîtier à semi-conducteur
Halbleitergehäuse, Halbleitervorrichtung und Verfahren zur Herstellung eines Halbleitergehäuses
ExternalDocumentID EP2654388B1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP2654388B13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:14:47 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP2654388B13
Notes Application Number: EP20130160222
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220629&DB=EPODOC&CC=EP&NR=2654388B1
ParticipantIDs epo_espacenet_EP2654388B1
PublicationCentury 2000
PublicationDate 20220629
PublicationDateYYYYMMDD 2022-06-29
PublicationDate_xml – month: 06
  year: 2022
  text: 20220629
  day: 29
PublicationDecade 2020
PublicationYear 2022
RelatedCompanies SHINKO ELECTRIC INDUSTRIES CO., LTD
RelatedCompanies_xml – name: SHINKO ELECTRIC INDUSTRIES CO., LTD
Score 3.4046278
Snippet A semiconductor package includes: a metal plate including a first surface, a second surface and a side surface; a semiconductor chip on the first surface of...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRIC ELEMENTS
CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS
ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
ELECTRICITY
MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
PRINTED CIRCUITS
SEMICONDUCTOR DEVICES
Title Semiconductor package, semiconductor apparatus and method for manufacturing semiconductor package
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20220629&DB=EPODOC&locale=&CC=EP&NR=2654388B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1bS8MwFD6MKeqbTsV5Iw_SJ4ttl_XyUITeGMK2olP2NtIbDDEda4t_35PYzQvoW0jJIT1wbsn3nQDcYAovPKOtpixnqsBdqMyxHJWmWjYwM5qnEkQznpijZ_owH847sNxwYWSf0HfZHBEtKkV7r6W_Xn0dYgUSW1ndJUucKu-jmRsobXVsGJqJBXTguWE8Daa-4vs4UiaPriE4lLbtYaG0g1m0JYwhfPEEKWX1PaJEh7AbozBeH0En5z3Y9zcPr_Vgb9zed-OwNb3qGNiTgLGXXPRnLdcEd_2KruCWVD-m2Ur28m4qwnhGPp-HJpiXkjfGG0FikKzEX4taWSdAonDmj1Tc62Krl0UYb_9qcApdXvL8DAijemE5Gcb-xKK2ntrFMClYQVNdd5hm5X3o_ynm_J9vF3AgFCxgUoZzCd163eRXGJDr5Fqq8gOhmpLO
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5KFetNq2J97kFyMtikaZMcgtAkpWqTBq3SW9m8oIib0CT4951d0_oAvS0bdtgMzGv3-2YBrjCF557RkCOaUJnjLmRq6qasRd24N4i1JBIgGs8fjJ-1-3l_3oDlmgsj-oS-i-aIaFER2nsp_HX-dYjlCGxlcRMucSq7Hc0sR6qrY1XtDrCAdoaWG0ydqS3ZNo4k_9FSOYfSMIZYKG1hhq1zY3BfhpyUkn-PKKM92A5QGCv3oZGwNrTs9cNrbdjx6vtuHNamVxwAfeIw9ozx_qzZiuCuX9EVXJPixzTNRS_vqiCUxeTzeWiCeSl5o6ziJAbBSvy1qJZ1CGTkzuyxjHtdbPSycIPNX_WOoMkylhwDoZqS6maMsT_UNUOJjLQfpjTVIkUxaVdPOtD5U8zJP98uoTWeeZPF5M5_OIVdrmwOmVLNM2iWqyo5x-BchhdCrR-wiJXB
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+package%2C+semiconductor+apparatus+and+method+for+manufacturing+semiconductor+package&rft.inventor=Rokugawa%2C+Akio&rft.inventor=Tateiwa%2C+Akihiko&rft.inventor=Tanaka%2C+Masato&rft.date=2022-06-29&rft.externalDBID=B1&rft.externalDocID=EP2654388B1