Buffering architecture for packet injection and extraction in on-chip networks

This method for transferring data through a network on chip (NoC) between a first electronic device and a second electronic device, comprising: - retrieving from the first device request packets comprising request control data for controlling data transfer and actual request data to be transferred;...

Full description

Saved in:
Bibliographic Details
Main Authors COPPOLA, MARCELLO, PIERALISI, LORENZO, LOCATELLI, RICCARDO, MARUCCIA, GIUSEPPE
Format Patent
LanguageEnglish
French
German
Published 20.05.2009
Subjects
Online AccessGet full text

Cover

Loading…
Abstract This method for transferring data through a network on chip (NoC) between a first electronic device and a second electronic device, comprising: - retrieving from the first device request packets comprising request control data for controlling data transfer and actual request data to be transferred; - storing said request control and data to be transferred in memory means (1) provided in an network interface (NI); and - elaborating data packets to be transferred to the second device through said network, said data packets comprising a header and a payload elaborated from said control data and said actual data, respectively; The control data and the actual data to be transferred are stored in separate first (2) and second (3) memory means.
AbstractList This method for transferring data through a network on chip (NoC) between a first electronic device and a second electronic device, comprising: - retrieving from the first device request packets comprising request control data for controlling data transfer and actual request data to be transferred; - storing said request control and data to be transferred in memory means (1) provided in an network interface (NI); and - elaborating data packets to be transferred to the second device through said network, said data packets comprising a header and a payload elaborated from said control data and said actual data, respectively; The control data and the actual data to be transferred are stored in separate first (2) and second (3) memory means.
Author PIERALISI, LORENZO
MARUCCIA, GIUSEPPE
COPPOLA, MARCELLO
LOCATELLI, RICCARDO
Author_xml – fullname: COPPOLA, MARCELLO
– fullname: PIERALISI, LORENZO
– fullname: LOCATELLI, RICCARDO
– fullname: MARUCCIA, GIUSEPPE
BookMark eNrjYmDJy89L5WTwcypNS0stysxLV0gsSs7ILElNLiktSlVIyy9SKEhMzk4tUcjMywIKZubnKSTmpSikVpQUJUK4mXkK-Xm6QE0FCnmpJeX5RdnFPAysaYk5xam8UJqbQcHNNcTZQze1ID8-tRhoYipQabxrgJGBmaGhpaGjoTERSgAEQTg2
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate Architecture de mise en mémoire pour injection de paquet et extraction dans des réseaux intégrés
Pufferungsarchitektur zur Einführung und Extraktion von Paketen in On-Chip-Netzwerken
ExternalDocumentID EP2061191A1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP2061191A13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:58:56 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP2061191A13
Notes Application Number: EP20070120600
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090520&DB=EPODOC&CC=EP&NR=2061191A1
ParticipantIDs epo_espacenet_EP2061191A1
PublicationCentury 2000
PublicationDate 20090520
PublicationDateYYYYMMDD 2009-05-20
PublicationDate_xml – month: 05
  year: 2009
  text: 20090520
  day: 20
PublicationDecade 2000
PublicationYear 2009
RelatedCompanies STMICROELECTRONICS (GRENOBLE) SAS
RelatedCompanies_xml – name: STMICROELECTRONICS (GRENOBLE) SAS
Score 2.7273924
Snippet This method for transferring data through a network on chip (NoC) between a first electronic device and a second electronic device, comprising: - retrieving...
SourceID epo
SourceType Open Access Repository
SubjectTerms ELECTRIC COMMUNICATION TECHNIQUE
ELECTRICITY
TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHICCOMMUNICATION
Title Buffering architecture for packet injection and extraction in on-chip networks
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090520&DB=EPODOC&locale=&CC=EP&NR=2061191A1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_GFPVNp-L8Ig_St6LbknZ5GGK_GMK6IlP2NvqRwhTSsnb473tJt7kXfQs5ciQH95Hk7ncAD71MsCy3mYmhaGJSmlpmzFUZ14ANbc5txjWU0iS0xu_0dc7mLVhua2E0Tui3BkdEjUpR32ttr8vfRyxP51ZWj8kSp4rnYDbyjO3tmKu0DsNzRn409aau4bo4MsI3pFkKyuwFL0oHKopWMPv-h6OKUsp9jxKcwmGEzGR9Bi0hO3DsbhuvdeBosvnvxuFG9apzCJ21amWCnobsP_4TDDoJHuFL1GQpP3VilSSxzAha3VVTtYAEUkgTF5VENmnf1QWQwJ-5YxM3ttgJYeFHuyMMLqEtCymugNBE5L1-zKidx1RwgXJ-4ukwsbI07qfU7kL3TzbX_9Bu4KT5NmGoRrfQrldrcYfet07utdx-AEzhioI
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8QNOKbokb87IPZ26JAu9EHYtzGMpUNYtDwRvZREjQpBEb89712DHnRt6aXXtpL7qPt3e8A7pqZYNnUZiaGoolJaWqZMVdlXG3WsTm3GddQSmFkBe_0ZczGFZiVtTAaJ_RbgyOiRqWo77m214vfRyxP51au7pMZTs0f_VHXM8rbMVdpHYbndHvDgTdwDdfFkRG9Ic1SUGZPeFHasxU4r4qcPhxVlLLY9Sj-EewPkZnMj6EiZB1qbtl4rQ4H4ea_G4cb1VudQOSsVSsT9DRk9_GfYNBJ8AhfIicz-akTqySJZUbQ6i6LqgUkkLk0cdGCyCLte3UKxO-N3MDEjU22Qpj0htsjtM-gKudSnAOhiZg2WzGj9jSmgguU8wNPO4mVpXErpXYDGn-yufiHdgu1YBT2J_3n6PUSDosvFIYqdQXVfLkW1-iJ8-RGy_AH7_iNbw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Buffering+architecture+for+packet+injection+and+extraction+in+on-chip+networks&rft.inventor=COPPOLA%2C+MARCELLO&rft.inventor=PIERALISI%2C+LORENZO&rft.inventor=LOCATELLI%2C+RICCARDO&rft.inventor=MARUCCIA%2C+GIUSEPPE&rft.date=2009-05-20&rft.externalDBID=A1&rft.externalDocID=EP2061191A1