TESTABLE ELECTRONIC CIRCUIT

An electronic circuit contains groups of flip-flops (12a-c), coupled to data terminals (11a-c) of the circuit and to a functional circuit (10). Each group (12a-c) has a clock input for clocking the flip-flops of the group. Each group (12a-c) can be switched between a shift configuration and a functi...

Full description

Saved in:
Bibliographic Details
Main Authors FLEURY, HERVE, YANNOU, JEAN-MARC
Format Patent
LanguageEnglish
French
German
Published 08.07.2009
Subjects
Online AccessGet full text

Cover

Loading…
Abstract An electronic circuit contains groups of flip-flops (12a-c), coupled to data terminals (11a-c) of the circuit and to a functional circuit (10). Each group (12a-c) has a clock input for clocking the flip-flops of the group. Each group (12a-c) can be switched between a shift configuration and a functional configuration, for serially shifting in test data from the data terminals and to function in parallel to supply signals to the functional circuit (10) and/or receive signals from the functional circuit (10) respectively. A test control circuit (16) can be switched between a functional mode, a test shift mode and a test normal mode. The test control circuit (16) is coupled to the groups of flip-flops (12a-c) to switch the groups to the functional configuration in the functional mode and to the shift configuration in the test shift mode. A clock multiplexing circuit (15a-c, 18) has inputs coupled to the data terminals (11a-c) and outputs coupled to clock inputs of the groups (12a-c). The test control circuit (16) is coupled to control the clock multiplexing circuit (15a-c, 18) dependent on the mode assumed by the test control circuit (16). The clock multiplexing circuit (15a-c, 18) is arranged to substitute clock signals from respective ones of the data terminals (11a-c) temporarily at the clock inputs of respective ones of the groups (12a-c) in the test normal mode.
AbstractList An electronic circuit contains groups of flip-flops (12a-c), coupled to data terminals (11a-c) of the circuit and to a functional circuit (10). Each group (12a-c) has a clock input for clocking the flip-flops of the group. Each group (12a-c) can be switched between a shift configuration and a functional configuration, for serially shifting in test data from the data terminals and to function in parallel to supply signals to the functional circuit (10) and/or receive signals from the functional circuit (10) respectively. A test control circuit (16) can be switched between a functional mode, a test shift mode and a test normal mode. The test control circuit (16) is coupled to the groups of flip-flops (12a-c) to switch the groups to the functional configuration in the functional mode and to the shift configuration in the test shift mode. A clock multiplexing circuit (15a-c, 18) has inputs coupled to the data terminals (11a-c) and outputs coupled to clock inputs of the groups (12a-c). The test control circuit (16) is coupled to control the clock multiplexing circuit (15a-c, 18) dependent on the mode assumed by the test control circuit (16). The clock multiplexing circuit (15a-c, 18) is arranged to substitute clock signals from respective ones of the data terminals (11a-c) temporarily at the clock inputs of respective ones of the groups (12a-c) in the test normal mode.
Author FLEURY, HERVE
YANNOU, JEAN-MARC
Author_xml – fullname: FLEURY, HERVE
– fullname: YANNOU, JEAN-MARC
BookMark eNrjYmDJy89L5WSQDnENDnF08nFVcPVxdQ4J8vfzdFZw9gxyDvUM4WFgTUvMKU7lhdLcDApuriHOHrqpBfnxqcUFicmpeakl8a4BhhbmpkamZk6GxkQoAQDqDyH9
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate PRÜFBARE ELEKTRONISCHE SCHALTUNG
CIRCUIT ELECTRONIQUE POUVANT ETRE TESTE
ExternalDocumentID EP1875256B1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP1875256B13
IEDL.DBID EVB
IngestDate Fri Jul 19 13:55:59 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP1875256B13
Notes Application Number: EP20060710792
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090708&DB=EPODOC&CC=EP&NR=1875256B1
ParticipantIDs epo_espacenet_EP1875256B1
PublicationCentury 2000
PublicationDate 20090708
PublicationDateYYYYMMDD 2009-07-08
PublicationDate_xml – month: 07
  year: 2009
  text: 20090708
  day: 08
PublicationDecade 2000
PublicationYear 2009
RelatedCompanies NXP B.V
RelatedCompanies_xml – name: NXP B.V
Score 2.7463982
Snippet An electronic circuit contains groups of flip-flops (12a-c), coupled to data terminals (11a-c) of the circuit and to a functional circuit (10). Each group...
SourceID epo
SourceType Open Access Repository
SubjectTerms MEASURING
MEASURING ELECTRIC VARIABLES
MEASURING MAGNETIC VARIABLES
PHYSICS
TESTING
Title TESTABLE ELECTRONIC CIRCUIT
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20090708&DB=EPODOC&locale=&CC=EP&NR=1875256B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5Kfd40Ktaq5CC5LabupmkORcxmQyNtEmIqvZU8oZdaTMS_72Rtqhe9LbMw-4BvZ7-dxwLcZeYgRwhZJE2NIWFFbhCLDRjJTcbKgho0l4W0Z_5wMmfPC2PRgVWbCyPrhH7K4oiIqAzxXsvzevPziOXI2MrqPl2h6O3RjceO1rJjpHr6SHPssQgDJ-Aa59jS_AhBbhpo3W0kSnvNLbopsy9e7SYpZfPborgnsB-isnV9Cp1ircARbz9eU-BwtvV3K3AgAzSzCoVbEFZn0I_FS_xkT4UqpoLHUeB7XOVexOdefA6qK2I-ITjecre2pQh3M6MX0EXKX1yCSlnCyqHFWEJLlmVZWuqpldAkN9EA5w9lD3p_qrn6p68Px9_eEJPoo2vo1u8fxQ0a1Tq9ldvxBZU4d-A
link.rule.ids 230,309,786,891,25594,76904
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4QfOBNUQPiowfT20awW5YeiLHbJa2WtsHFcCN9JlyQSI1_32Gl6EVvm9lk9pF8--Xb2ZkFuE1ZL0MIWSRJzD6heWYSi_YoyRilRW6YRqYKaY-DvjulTzNzVoNFlQuj6oR-quKIiKgU8V6q83r1c4nlqLeV67tkgaa3h5EcOnqljlHqdQe6Yw9FFDoh1znHlh5MEOTMRHa3USjtMVSEmzL74tXeJKWsfjPK6Bj2I3S2LE-gli-b0ODVx2tNOBxv491NOFAPNNM1GrcgXJ9CR4oX-Wj7QhO-4HISBh7XuDfhU0-egTYSkrsEx5vv1jYX0W5mxjnUUfLnLdAMGtOib1EaGwVN0zQpuokVG3HGkICz-6IN7T_dXPzTdwMNV479ue8Fzx04-o6MMNIdXEK9fP_Ir5Bgy-Rabc0XVZh6yw
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=TESTABLE+ELECTRONIC+CIRCUIT&rft.inventor=FLEURY%2C+HERVE&rft.inventor=YANNOU%2C+JEAN-MARC&rft.date=2009-07-08&rft.externalDBID=B1&rft.externalDocID=EP1875256B1