DESIGN RULE CHECKING SYSTEM AND METHOD
A method for performing design rule checking on an optical proximity correction (OPC) corrected or otherwise corrected designs is described. The corrected design is accessed to generate a simulated image (2010). The simulated image corresponds to a simulation of an image which would be printed on a...
Saved in:
Main Authors | , , |
---|---|
Format | Patent |
Language | English French German |
Published |
02.08.2000
|
Edition | 7 |
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | A method for performing design rule checking on an optical proximity correction (OPC) corrected or otherwise corrected designs is described. The corrected design is accessed to generate a simulated image (2010). The simulated image corresponds to a simulation of an image which would be printed on a wafer if the wafer was exposed to an illumination source directed through the corrected design (2020). The characteristics of the illuminaiton source are determined by a set of lithography parameters. In creating the image, additional characteristics can be used to simulate portions of the fabrication process. The simulated image can then be used by the design rule checker. Importantly, the simulated image can be processed to reduce the number of vertices in the simulated image, relative to the number of vertices in the OPC corrected design layout (2020). Also, the simulated image can be compared with an ideal layout image, the results of which can then be used to reduce the amount of information that is needed to perform the design rule checking. |
---|---|
AbstractList | A method for performing design rule checking on an optical proximity correction (OPC) corrected or otherwise corrected designs is described. The corrected design is accessed to generate a simulated image (2010). The simulated image corresponds to a simulation of an image which would be printed on a wafer if the wafer was exposed to an illumination source directed through the corrected design (2020). The characteristics of the illuminaiton source are determined by a set of lithography parameters. In creating the image, additional characteristics can be used to simulate portions of the fabrication process. The simulated image can then be used by the design rule checker. Importantly, the simulated image can be processed to reduce the number of vertices in the simulated image, relative to the number of vertices in the OPC corrected design layout (2020). Also, the simulated image can be compared with an ideal layout image, the results of which can then be used to reduce the amount of information that is needed to perform the design rule checking. |
Author | PATI, YAGYENSH, C CHANG, FANGNG WANG, YAO-TING |
Author_xml | – fullname: PATI, YAGYENSH, C – fullname: WANG, YAO-TING – fullname: CHANG, FANGNG |
BookMark | eNrjYmDJy89L5WRQc3EN9nT3UwgK9XFVcPZwdfb29HNXCI4MDnH1VXD0c1HwdQ3x8HfhYWBNS8wpTuWF0twMCm6uIc4euqkF-fGpxQWJyal5qSXxrgGGBkbGZiaGjobGRCgBAEmGJJw |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences Physics |
DocumentTitleAlternate | METHODE UND SYSTEM ZUR KONTROLLE VON ENTWURFSREGELN PROCEDE ET SYSTEME DE CONTROLE DE REGLES DE CONCEPTION |
Edition | 7 |
ExternalDocumentID | EP1023641A1 |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_EP1023641A13 |
IEDL.DBID | EVB |
IngestDate | Fri Aug 30 05:42:12 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English French German |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_EP1023641A13 |
Notes | Application Number: EP19980951922 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000802&DB=EPODOC&CC=EP&NR=1023641A1 |
ParticipantIDs | epo_espacenet_EP1023641A1 |
PublicationCentury | 2000 |
PublicationDate | 20000802 |
PublicationDateYYYYMMDD | 2000-08-02 |
PublicationDate_xml | – month: 08 year: 2000 text: 20000802 day: 02 |
PublicationDecade | 2000 |
PublicationYear | 2000 |
RelatedCompanies | NUMERICAL TECHNOLOGIES INC |
RelatedCompanies_xml | – name: NUMERICAL TECHNOLOGIES INC |
Score | 2.5228808 |
Snippet | A method for performing design rule checking on an optical proximity correction (OPC) corrected or otherwise corrected designs is described. The corrected... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | APPARATUS SPECIALLY ADAPTED THEREFOR BASIC ELECTRIC ELEMENTS CALCULATING CINEMATOGRAPHY COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY ELECTROGRAPHY HOLOGRAPHY MATERIALS THEREFOR ORIGINALS THEREFOR PHOTOGRAPHY PHOTOMECHANICAL PRODUCTION OF TEXTURED OR PATTERNED SURFACES,e.g. FOR PRINTING, FOR PROCESSING OF SEMICONDUCTORDEVICES PHYSICS SEMICONDUCTOR DEVICES |
Title | DESIGN RULE CHECKING SYSTEM AND METHOD |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20000802&DB=EPODOC&locale=&CC=EP&NR=1023641A1 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8h-HnTqRG_0oPZbdGxDsqBGGg7pnEbgWHwRNjoEi5I3Iz_vm-VoRe9NW3y-pG8vv7a9_sV4LZDWzTJMoSpynUtmrKOxbLyRkwtqGo7bE61bkEQtvwJfZq60xosKy6M1gn91OKI6FEp-nuh9-v1zyWW0LmV-V2yxKq3By_uCrNCx5o6aop-Vw4jEXGTcyyZ4ahra6V0u4dAaac8RZcy-_KlX5JS1r8jincEu0M0tiqOoaZWBhzw6uM1A_aDzXu3AXs6QTPNsXLjhPkJmEKOHwchGU2eJeG-5IjAB2T8Oo5lQHqhIIGM_UicAvFkzH0Lu55tpzmTw-0gnTOoI_pX50DsJm5AGaVth7oUo3UnoxiB58xhCzxdpKoBjT_NXPzTdgmH36xyZt03r6BevH-oa4yvRXKjV-YLFNp5Ng |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8h-IE3RQ342YPZbVFYB-OwGGg7hrKxsGHwtLDRJVyQyIz_vm8V0IvemjZ5_UheX3_t-_0KcNehLZpkGcJUaZo6Ta2ObmXFjZicU9k2rBlVugWe33In9GlqTkuw2HJhlE7opxJHRI9K0d9ztV-vfi6xuMqtXN8nC6x6e3Qim2tbdKyooxrv2SIY8RHTGMOS5o_thlJKb3QRKO21C3He4uT00itIKavfEcU5hv0AjS3zEyjJZRUqbPvxWhUOvc17dxUOVIJmusbKjROuT0HjIhz0fTKeDAVhrmCIwPskfA0j4ZGuz4knInfEz4A4ImKujl3Hu2nGItgN0jiHMqJ_WQPSaOIGlFHaNqhJMVp3MooReGYZ1hxPF6msQ_1PMxf_tN1CxY28YTwc-M-XcPTNMLf0h-YVlPP3D3mNsTZPbtQqfQHoQHwj |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=DESIGN+RULE+CHECKING+SYSTEM+AND+METHOD&rft.inventor=PATI%2C+YAGYENSH%2C+C&rft.inventor=WANG%2C+YAO-TING&rft.inventor=CHANG%2C+FANGNG&rft.date=2000-08-02&rft.externalDBID=A1&rft.externalDocID=EP1023641A1 |