NONVOLATILE MEMORY BLOCKING ARCHITECTURE AND REDUNDANCY

A nonvolatile memory includes a global line. A plurality of memory blocks and a redundant block are also included in the memory, each block having a plurality of local lines and a decoder for selectively connecting the global line to one of the local lines when the decoder is enabled and for isolati...

Full description

Saved in:
Bibliographic Details
Main Authors WINSTON, MARK, D, JUNGROTH, OWEN, W
Format Patent
LanguageEnglish
French
German
Published 04.09.2002
Edition7
Subjects
INFORMATION STORAGE
PHYSICS
STATIC STORES
Online AccessGet full text

Cover

Abstract A nonvolatile memory includes a global line. A plurality of memory blocks and a redundant block are also included in the memory, each block having a plurality of local lines and a decoder for selectively connecting the global line to one of the local lines when the decoder is enabled and for isolating the local lines from the global line when the decoder is disabled. When one of the plurality of blocks is found to be a defective block, the defective block is replaced by the redundant block. Circuitry is provided for disabling the decoder of the defective block and enabling the decoder of the redundant block whenever the defective block is addressed.
AbstractList A nonvolatile memory includes a global line. A plurality of memory blocks and a redundant block are also included in the memory, each block having a plurality of local lines and a decoder for selectively connecting the global line to one of the local lines when the decoder is enabled and for isolating the local lines from the global line when the decoder is disabled. When one of the plurality of blocks is found to be a defective block, the defective block is replaced by the redundant block. Circuitry is provided for disabling the decoder of the defective block and enabling the decoder of the redundant block whenever the defective block is addressed.
Author JUNGROTH, OWEN, W
WINSTON, MARK, D
Author_xml – fullname: WINSTON, MARK, D
– fullname: JUNGROTH, OWEN, W
BookMark eNrjYmDJy89L5WQw9_P3C_P3cQzx9HFV8HX19Q-KVHDy8Xf29vRzV3AMcvbwDHF1DgkNclVw9HNRCHJ1CfVzcfRzjuRhYE1LzClO5YXS3AwKbq4hzh66qQX58anFBYnJqXmpJfGuAQYWxkYmFmZOhsZEKAEAD9Ep1A
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
DocumentTitleAlternate ARCHITECTURE DE BLOCAGE DE MEMOIRE NON VOLATILE ET REDONDANCE
ARCHITEKTUR FÜR BLOCKWEISE ANGEORDNETE NICHTFLÜCHTIGE SPEICHER UND REDUNDANZBLÖCKE
Edition 7
ExternalDocumentID EP0832486B1
GroupedDBID EVB
ID FETCH-epo_espacenet_EP0832486B13
IEDL.DBID EVB
IngestDate Fri Jul 19 15:20:55 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP0832486B13
Notes Application Number: EP19960913139
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020904&DB=EPODOC&CC=EP&NR=0832486B1
ParticipantIDs epo_espacenet_EP0832486B1
PublicationCentury 2000
PublicationDate 20020904
PublicationDateYYYYMMDD 2002-09-04
PublicationDate_xml – month: 09
  year: 2002
  text: 20020904
  day: 04
PublicationDecade 2000
PublicationYear 2002
RelatedCompanies INTEL CORPORATION
RelatedCompanies_xml – name: INTEL CORPORATION
Score 2.54903
Snippet A nonvolatile memory includes a global line. A plurality of memory blocks and a redundant block are also included in the memory, each block having a plurality...
SourceID epo
SourceType Open Access Repository
SubjectTerms INFORMATION STORAGE
PHYSICS
STATIC STORES
Title NONVOLATILE MEMORY BLOCKING ARCHITECTURE AND REDUNDANCY
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20020904&DB=EPODOC&locale=&CC=EP&NR=0832486B1
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8h-HlT1Ihf6cFwWxzbGOxADGuLaFi3LEDgRFwpCZdB3Iz_vq8NoBe9NW3y0r7m9z76Pgrw6Et7qRadzGpK27M810FIvXuBpZxAKgftW-XoauRI-IOx9zZtTSuw2tXCmD6hX6Y5IiJKIt5LI683P49YzORWFk_ZCqfWz_1RlzV23rFjB3jpLOzyJGYxbVCKo4ZIEUxoOXT8EB2lA21F6zb7fBLqopTNb43SP4PDBInl5TlUVF6DE7r7eK0Gx9E23l2DI5OgKQuc3IKwuIC2iMUkHvZGr0NOIh7F6YyEw5iiI_5CdPAHpRHV2QykJxhJORsL1hN0dgmkz0d0YOFe5vtzz3my37V7BdV8natrIM0FsjVQttS9_QJk5dLNpPLdtmx1bE-5daj_Sebmn7VbODU_nZhgyR1Uy49PdY8Kt8weDKu-AcKEf3k
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3NT8IwFH8h-IE3RY342YPhtji2MdiBGNYOQbeOkEHgRFwpCZdB3Iz_vq8NoBe9NW3y0r7m9z76Pgrw6ApzKRft1GgI0zEc20JIvTueIS1PSAvtW2mpauSIu_2x8zptTkuw2tXC6D6hX7o5IiJKIN4LLa83P49YTOdW5k_pCqfWz72kw-o779gyPbx05neCYcxiWqcUR3U-QjCh5dB2fXSUDlqqOa-ynCa-KkrZ_NYovVM4HCKxrDiDksyqUKG7j9eqcBxt491VONIJmiLHyS0I83No8ZhP4rCbDMKAREEUj2bED2OKjvgLUcEflEZUZTOQLmdkFLAxZ11OZxdAekFC-wbuZb4_9zwY7ndtX0I5W2fyCkhjgWz1pClUbz8PWbm0UyFduyWabdORdg1qf5K5_mftASr9JArn4YC_3cCJ_vVEB05uoVx8fMo7VL5Feq_Z9g3hFIJm
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=NONVOLATILE+MEMORY+BLOCKING+ARCHITECTURE+AND+REDUNDANCY&rft.inventor=WINSTON%2C+MARK%2C+D&rft.inventor=JUNGROTH%2C+OWEN%2C+W&rft.date=2002-09-04&rft.externalDBID=B1&rft.externalDocID=EP0832486B1