EPLD CHIP WITH HYBRID ARCHITECTURE OPTIMIZED FOR BOTH SPEED AND FLEXIBILITY

Saved in:
Bibliographic Details
Main Author CHIANG, DAVID
Format Patent
LanguageEnglish
French
German
Published 26.11.1997
Edition6
Subjects
BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Online AccessGet full text

Cover

Author CHIANG, DAVID
Author_xml – fullname: CHIANG, DAVID
BookMark eNrjYmDJy89L5WTwdg3wcVFw9vAMUAj3DPFQ8Ih0CvJ0UXAMAgqFuDqHhAa5KvgHhHj6eka5uii4-QcpOPkDlQUHuAK5jn5AIR_XCE8nTx_PkEgeBta0xJziVF4ozc2g4OYa4uyhm1qQH59aXJCYnJqXWhLvGmBgZmJmZGnhaGJMhBIASDovAA
ContentType Patent
DBID EVB
DatabaseName esp@cenet
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate GESCHWINDIGKEITS- UND FLEXIBILITÄTSOPTIMIERTE HYBRIDE INTEGRIERTE EPLD-SCHALTUNG.
PASTILLE CONSTITUANT UN DISPOSITIF LOGIQUE ELECTRIQUEMENT PROGRAMMABLE AVEC UNE ARCHITECTURE OPTIMISEE POUR LA VITESSE ET LA FLEXIBILITE.
Edition 6
ExternalDocumentID EP0646298A4
GroupedDBID EVB
ID FETCH-epo_espacenet_EP0646298A43
IEDL.DBID EVB
IngestDate Fri Jul 19 11:26:38 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language English
French
German
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_EP0646298A43
Notes Application Number: EP19940911532
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19971126&DB=EPODOC&CC=EP&NR=0646298A4
ParticipantIDs epo_espacenet_EP0646298A4
PublicationCentury 1900
PublicationDate 19971126
PublicationDateYYYYMMDD 1997-11-26
PublicationDate_xml – month: 11
  year: 1997
  text: 19971126
  day: 26
PublicationDecade 1990
PublicationYear 1997
RelatedCompanies XILINX, INC
RelatedCompanies_xml – name: XILINX, INC
Score 2.4751728
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Title EPLD CHIP WITH HYBRID ARCHITECTURE OPTIMIZED FOR BOTH SPEED AND FLEXIBILITY
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=19971126&DB=EPODOC&locale=&CC=EP&NR=0646298A4
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT4NAEJ7UatSbVo31lT0YbsRSWSiHxpRlG1AKG0VtvTRA16QX2liMf99hQ6sXve0rk81k57E7880CXOOZyEyavut0llPdTO1Mr4JJumnlaKycjpMqFP8osvxn835Mxw2Yr7Ewqk7olyqOiBKVo7yXSl8vfx6xPJVbubrJ5ji0uBsmfU-b1XAxu0LEaJ7b5yL2YqYxhi0teuyj5bW6Tm9gbsE2etG2urO9uBUoZfnbogwPYEcgsaI8hIYsWrDH1h-vtWB3VMe7sVmL3uoIHrgIPcL8QJDXIPGJP6nyYkgV7EHtw6rsBRKLBHXRG_cI3u2IG-OyJ8GxO4hwKOTjwA3CIJkcAxnyhPk67mq64cCUi83-b0-gWSwKeQrESdMcvTspqSNN9Pt7NHNkx7Zn6COg2BltaP9J5uyfuXPYV0VaDUPvWhfQLD8-5SWa3jK7Ukz7Bm48gO4
link.rule.ids 230,309,783,888,25577,76883
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LT8JAEJ4gGvGmqBGfezC9NQL2QQ-NodslrZR2o1WBC2nLmnApRGr8-043Bb3obV-ZbCY7j92ZbxbgFs9EqunJu6rPM13VEjNVy2CSqhkZGiurbSUSxT8KDe9Fexzr4xosNlgYWSf0SxZHRInKUN4Lqa9XP49YrsytXN-lCxxaPgxi21XmFVzMLBExiuvYjEduRBVKsaWETzZaXqNr9fraDuyih92TN6VXpwSlrH5blMEh7HEklhdHUBN5Exp08_FaE_ZHVbwbm5XorY9hyHjgEur5nLz5sUe8SZkXQ8pgD2ofWmYvkIjHqIumzCV4tyNOhMueOcNuP8ShgI19xw_8eHICZMBi6qm4q9mWAzPGt_u_P4V6vszFGRArSTL07oTQLaGh39_TU0u0TXOOPgKKXacFrT_JnP8zdwMNLx4Fs8APhxdwIAu2djpq17iEevHxKa7QDBfptWTgN6Fig94
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=EPLD+CHIP+WITH+HYBRID+ARCHITECTURE+OPTIMIZED+FOR+BOTH+SPEED+AND+FLEXIBILITY&rft.inventor=CHIANG%2C+DAVID&rft.date=1997-11-26&rft.externalDBID=A4&rft.externalDocID=EP0646298A4