Processor and integrated circuit comprising reconfigurable circuit, and processing method utilizing it
A processor (10) configures a plurality of split circuits, formed by splitting one circuit, sequentially on a reconfigurable circuit (12), executes processing in the split circuits by feeding an output from a split circuit back to the next split circuit and takes out the output from a split circuit...
Saved in:
| Main Author | |
|---|---|
| Format | Patent |
| Language | English |
| Published |
08.11.2006
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A processor (10) configures a plurality of split circuits, formed by splitting one circuit, sequentially on a reconfigurable circuit (12), executes processing in the split circuits by feeding an output from a split circuit back to the next split circuit and takes out the output from a split circuit configured last. A passage part (24) for connecting the output from the reconfigurable circuit (12) with the input thereof is formed as a feedback path. One circuit can be realized, as a whole, by configuring the split circuits sequentially. |
|---|---|
| AbstractList | A processor (10) configures a plurality of split circuits, formed by splitting one circuit, sequentially on a reconfigurable circuit (12), executes processing in the split circuits by feeding an output from a split circuit back to the next split circuit and takes out the output from a split circuit configured last. A passage part (24) for connecting the output from the reconfigurable circuit (12) with the input thereof is formed as a feedback path. One circuit can be realized, as a whole, by configuring the split circuits sequentially. |
| Author | HIRAMATSU TATSUO,NAKAJIMA HIROSHI,OKADA MAKOTO,OZONE MAKOTO |
| Author_xml | – fullname: HIRAMATSU TATSUO,NAKAJIMA HIROSHI,OKADA MAKOTO,OZONE MAKOTO |
| BookMark | eNqFzL0KwkAQBOArtPDvGbwHUFAMklaCYiUW9uG8bM6FZPfY22t8eok_tdXA8M1MzYiYYGLaq7CHlFiso8YiKQRxCo31KD6jWs99FExIwQp4phZDFnfv4CdW72X8_AysB31wY7Nih8-hQJ2bceu6BItvzszydLxV5zVEriFF54FA6-qyLfeboigPu__iBVCgQYE |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | CN1860448A |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_CN1860448A3 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 12:15:48 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_CN1860448A3 |
| Notes | Application Number: CN2004828553 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20061108&DB=EPODOC&CC=CN&NR=1860448A |
| ParticipantIDs | epo_espacenet_CN1860448A |
| PublicationCentury | 2000 |
| PublicationDate | 20061108 |
| PublicationDateYYYYMMDD | 2006-11-08 |
| PublicationDate_xml | – month: 11 year: 2006 text: 20061108 day: 08 |
| PublicationDecade | 2000 |
| PublicationYear | 2006 |
| RelatedCompanies | SANYO ELECTRIC CO |
| RelatedCompanies_xml | – name: SANYO ELECTRIC CO |
| Score | 2.6633217 |
| Snippet | A processor (10) configures a plurality of split circuits, formed by splitting one circuit, sequentially on a reconfigurable circuit (12), executes processing... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | BASIC ELECTRONIC CIRCUITRY CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRICITY PHYSICS PULSE TECHNIQUE |
| Title | Processor and integrated circuit comprising reconfigurable circuit, and processing method utilizing it |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20061108&DB=EPODOC&locale=&CC=CN&NR=1860448A |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT4NAEJ7U-rxp1dT3HgwnG2tpQQ6NsQukMSltTDW9Ncuy6CYGGqAx8dc7u4XqpRdChmWybBhmvuGbWYBbZjlWr2N3WiHHAwIIPAuF09JFkFbIrVAnc0aBNXzrvsx6sxp8VrUwuk_ot26OiBbF0d4L_b1e_CWxXM2tzO9DiaL0yZ_2XWONjhWr3XAHfW8ydsfUoLRPAyN4RSO32ohEnrdgG4NoW5G_vPeBqklZ_Hco_iHsTFBXUhxBTSQN2KfVvmsN2BuVv7sbsKv5mTxHYWmD-THEJbc_zQhLIrLu9xARLjO-lAVRNHG0XXRKROPdWH4sM1UiVY2403cuVnrUsNU-0gRfwi_5owSyOIEb35vSYQunPl-v0pwG1TOap1BP0kQ0gTxy1o1iYcZdM8JQwcTwkD3YjCGqEm3hOGfQ3KTlfPOlCzjQmQidXb2EepEtxRX65iK81sv6C87iliY |
| link.rule.ids | 230,309,783,888,25578,76886 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwdV1LT4NAEJ7U-qg3RU19dg-Gk41taWk5NMYubaoW2phqeiOwLEpigFAaE3-9s9uCXnohZFgmy4aPmW-YmQW4dXVD77S6rbrH8IAEAs88btRlEaTuMd2TwRzL1sdv7edFZ1GCz7wWRvYJ_ZbNERFRDPGeye918hfEMmVu5fLeC1EUP4zmfVMt2LHIalfNQX84m5pTqlLap7ZqvyLI9QYykccd2EUHuyewMHwfiJqU5L9BGR3B3gx1RdkxlHikQIXm-64pcGBtfncrsC_zM9kShRsMLk8g2OT2xylxI58U_R58wsKUrcKMiDRxxC4aJSL5bhB-rFJRIpWPuJN3Jms9Yth6H2mCL-FX-CMEYXYKtdFwTsd1nLpTrJJD7fwZtTMoR3HEq0B6zG37AdeCtuajq6Che-g2u66LrIo3uGGcQ3Wblovtl2pQGc-tiTN5sl8u4VBGJWSk9QrKWbri12inM-9GLvEvBT6ZGA |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Processor+and+integrated+circuit+comprising+reconfigurable+circuit%2C+and+processing+method+utilizing+it&rft.inventor=HIRAMATSU+TATSUO%2CNAKAJIMA+HIROSHI%2COKADA+MAKOTO%2COZONE+MAKOTO&rft.date=2006-11-08&rft.externalDBID=A&rft.externalDocID=CN1860448A |