Clock signal generation circuit and clock signal generation method
The embodiment of the invention provides a clock signal generation circuit and a clock signal generation method. The clock signal generation circuit comprises a current generation circuit, a voltage regulation circuit, an oscillator and a switch control circuit, the voltage regulation circuit compri...
Saved in:
Main Authors | , |
---|---|
Format | Patent |
Language | Chinese English |
Published |
07.06.2024
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The embodiment of the invention provides a clock signal generation circuit and a clock signal generation method. The clock signal generation circuit comprises a current generation circuit, a voltage regulation circuit, an oscillator and a switch control circuit, the voltage regulation circuit comprises an integrator, a first switch, a second switch, a third switch and a capacitor; a clock signal is output through the second output end of the oscillator; the switch control circuit is respectively connected with the first switch, the second switch and the third switch, and the first switch, the second switch and the third switch are controlled to be switched on or switched off through the switch control circuit, so that the capacitor is charged by current generated by the current generation circuit; after the integrator is discharged through a capacitor, the input voltage of the first input end of the integrator is equal to the reference voltage of the second input end of the integrator; according to the invent |
---|---|
AbstractList | The embodiment of the invention provides a clock signal generation circuit and a clock signal generation method. The clock signal generation circuit comprises a current generation circuit, a voltage regulation circuit, an oscillator and a switch control circuit, the voltage regulation circuit comprises an integrator, a first switch, a second switch, a third switch and a capacitor; a clock signal is output through the second output end of the oscillator; the switch control circuit is respectively connected with the first switch, the second switch and the third switch, and the first switch, the second switch and the third switch are controlled to be switched on or switched off through the switch control circuit, so that the capacitor is charged by current generated by the current generation circuit; after the integrator is discharged through a capacitor, the input voltage of the first input end of the integrator is equal to the reference voltage of the second input end of the integrator; according to the invent |
Author | BAO XIAOLIANG ZHANG LINGHAO |
Author_xml | – fullname: ZHANG LINGHAO – fullname: BAO XIAOLIANG |
BookMark | eNrjYmDJy89L5WRwcs7JT85WKM5Mz0vMUUhPzUstSizJzM9TSM4sSi7NLFFIzEtRSMahJje1JCM_hYeBNS0xpziVF0pzMyi6uYY4e-imFuTHpxYXJCYDdZTEO_sZGloYmpqbGRs5GhOjBgBYijPe |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 一种时钟信号产生电路及时钟信号产生方法 |
ExternalDocumentID | CN118157632A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_CN118157632A3 |
IEDL.DBID | EVB |
IngestDate | Fri Oct 04 04:56:51 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | Chinese English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_CN118157632A3 |
Notes | Application Number: CN202311779570 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240607&DB=EPODOC&CC=CN&NR=118157632A |
ParticipantIDs | epo_espacenet_CN118157632A |
PublicationCentury | 2000 |
PublicationDate | 20240607 |
PublicationDateYYYYMMDD | 2024-06-07 |
PublicationDate_xml | – month: 06 year: 2024 text: 20240607 day: 07 |
PublicationDecade | 2020 |
PublicationYear | 2024 |
RelatedCompanies | XINHE ELECTRONIC (SHANGHAI) CO., LTD |
RelatedCompanies_xml | – name: XINHE ELECTRONIC (SHANGHAI) CO., LTD |
Score | 3.6834984 |
Snippet | The embodiment of the invention provides a clock signal generation circuit and a clock signal generation method. The clock signal generation circuit comprises... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRONIC CIRCUITRY ELECTRICITY PULSE TECHNIQUE |
Title | Clock signal generation circuit and clock signal generation method |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20240607&DB=EPODOC&locale=&CC=CN&NR=118157632A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6LzgwjSt2Js0zY-FLFpyxDWDZmyt9GknValG1uH4F9vEjvny3wLSTguRy53Se53B3BlYzzm3M7l5k2FSTKLmNyxqOm55IZSQkjmKuxwN3E7T-Rh6Awb8LbEwug8oZ86OaLUKCH1vdLn9XT1iBXq2Mr5NS9k1-QuHvihUd-OlXnCnhEGftTvhT1mMOazxEgefYWvlK61bd1vwKZyo1We_eg5UKiU6V-TEu_BVl9SK6t9aHy9tmCHLSuvtWC7W394y2ate_MDCJi0O-9IBVykH-hFp4tWjCJRzMSiqFBaZkismfNTKPoQLuNowDqmZGb0u_IRS1Z820fQLCdlfgwoFRZxnBTzDHNC5CWTEE5zi2InF7cU8xNor6fT_m_wFHaVFHUslHcGzWq2yM-l1a34hRbXN1P9hlI |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFOebTmXOrwrSt2Js0w8fith0o-raDamyt9GkVavSja1D8K83iZ3zZb6FJByXI5e7JPe7Azg3EHqm1Mj45k2YhlMda9TUHc228KXjYIxTS2CHw8gKHvHd0BzW4G2BhZF5Qj9lckSuUYzreynP68nyEcuXsZWzC5rzrvF1N3Z9tbodC_OEbNX33M6g7_eJSohLIjV6cAW-krvWhn6zBuu2yM4rXKcnT6BSJn9NSncbNgacWlHuQO3rtQkNsqi81oTNsPrw5s1K92a74BFud94VEXCRfCgvMl20YFRh-ZTN81JJilRhK-b8FIreg7NuJyaBxpkZ_a58RKIl38Y-1ItxkbVASZiOTTNBNEUUY37JxJg6me4gM2NXDqIH0F5Np_3f4Ck0gjjsjXq30f0hbAmJyrgo-wjq5XSeHXMLXNITKbpvxJWJPw |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Clock+signal+generation+circuit+and+clock+signal+generation+method&rft.inventor=ZHANG+LINGHAO&rft.inventor=BAO+XIAOLIANG&rft.date=2024-06-07&rft.externalDBID=A&rft.externalDocID=CN118157632A |