Signal generation circuit capable of preventing false triggering and improving speed of comparator

The invention belongs to the field of power supply control, and particularly discloses a signal generation circuit capable of preventing false triggering and improving the speed of a comparator, and the signal input end of a current signal superposition circuit inputs a slope current and an output v...

Full description

Saved in:
Bibliographic Details
Main Authors WANG TAO, XIANG XINGMING, ZHEN JIANYU, LIU HUAN, ZHOU JUE, ZHU ANKANG, SUN SHIQIANG, LI FEIYU, CHEN JUNTAO
Format Patent
LanguageChinese
English
Published 29.12.2023
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The invention belongs to the field of power supply control, and particularly discloses a signal generation circuit capable of preventing false triggering and improving the speed of a comparator, and the signal input end of a current signal superposition circuit inputs a slope current and an output voltage and a fixed current of an error amplifier in a DC/DC system; a superimposed current signal output by the current signal superimposed circuit, a detection signal of a gate logic potential of the upper power tube and a feedback signal output by the PWM comparator are input into a signal input end of the current-to-voltage circuit; a superposed signal output by the current-to-voltage circuit, a signal at the joint of the source electrode of the upper power tube and the inductor and a detection signal of the logic potential of the grid electrode of the upper power tube are input into the signal input end of the PWM comparator, and the PWM comparator outputs a control signal and a feedback signal. The PWM compara
AbstractList The invention belongs to the field of power supply control, and particularly discloses a signal generation circuit capable of preventing false triggering and improving the speed of a comparator, and the signal input end of a current signal superposition circuit inputs a slope current and an output voltage and a fixed current of an error amplifier in a DC/DC system; a superimposed current signal output by the current signal superimposed circuit, a detection signal of a gate logic potential of the upper power tube and a feedback signal output by the PWM comparator are input into a signal input end of the current-to-voltage circuit; a superposed signal output by the current-to-voltage circuit, a signal at the joint of the source electrode of the upper power tube and the inductor and a detection signal of the logic potential of the grid electrode of the upper power tube are input into the signal input end of the PWM comparator, and the PWM comparator outputs a control signal and a feedback signal. The PWM compara
Author ZHU ANKANG
CHEN JUNTAO
XIANG XINGMING
LIU HUAN
SUN SHIQIANG
LI FEIYU
ZHOU JUE
WANG TAO
ZHEN JIANYU
Author_xml – fullname: WANG TAO
– fullname: XIANG XINGMING
– fullname: ZHEN JIANYU
– fullname: LIU HUAN
– fullname: ZHOU JUE
– fullname: ZHU ANKANG
– fullname: SUN SHIQIANG
– fullname: LI FEIYU
– fullname: CHEN JUNTAO
BookMark eNqNjb0OgkAQhK_Qwr93WB_AgpAIrSEaKxvtyXIsl0tgd7OcPL9gfACryUzmm9m6FQvTxjXPGBh7CMRkmKIw-Gj-HRN4VGx6AulAjSbiFDlAh_1IkCyGQLYEyC3EQU2mxY1K1C6Il0FxXhTbu_UXOvx0546366u6n0ilplHRz9-prh5ZVuRZeS7yS_5P5wPgMUBW
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 一种防止误触发且能提高比较器速度的信号产生电路
ExternalDocumentID CN117318673A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN117318673A3
IEDL.DBID EVB
IngestDate Fri Jul 19 13:09:04 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN117318673A3
Notes Application Number: CN202311416767
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231229&DB=EPODOC&CC=CN&NR=117318673A
ParticipantIDs epo_espacenet_CN117318673A
PublicationCentury 2000
PublicationDate 20231229
PublicationDateYYYYMMDD 2023-12-29
PublicationDate_xml – month: 12
  year: 2023
  text: 20231229
  day: 29
PublicationDecade 2020
PublicationYear 2023
RelatedCompanies SANWEI ELECTRONIC TECHNOLOGY (SUZHOU) CO., LTD
RelatedCompanies_xml – name: SANWEI ELECTRONIC TECHNOLOGY (SUZHOU) CO., LTD
Score 3.645537
Snippet The invention belongs to the field of power supply control, and particularly discloses a signal generation circuit capable of preventing false triggering and...
SourceID epo
SourceType Open Access Repository
SubjectTerms BASIC ELECTRONIC CIRCUITRY
ELECTRICITY
PULSE TECHNIQUE
Title Signal generation circuit capable of preventing false triggering and improving speed of comparator
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20231229&DB=EPODOC&locale=&CC=CN&NR=117318673A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_mFPVNp6LzgwjSt6L9WNs9FHFpxxDWDZ2yt7Fkaa1IW9YOwb_eS-icL_oWEhKSSy6_u0vyC8AN-gyG63oLnIGOp9uWzXVmuEL3JNcU4kU8ZzKgP4ycwYv9OO1MG_C-fgujeEI_FTkiahRHfa_Ufl1sgliBultZ3rIUs_L7_sQPtNo7RmPFRAc66PnheBSMqEapTyMtevINw7Ukd5v1sAXbaEa7UhvC1558lVL8hpT-AeyMsbWsOoTG11sL9uj657UW7A7rA29M1rpXHgF7ThOcdZIoomjZRcLTJV-lFeGIeOxDkDwmRU3JlCUkxpUlSIXud6L4Bsk8W5B0HUQgZYHAJavwmgA8Xx7DdT-c0IGOnZ39SGZGo824rBNoZnkmToGgiB2b3XVj0zFtbsSesDrydzG03cRiboozaP_dTvu_wnPYl1KW9znM7gU0q-VKXCIqV-xKifMbdhiSKA
link.rule.ids 230,309,783,888,25576,76876
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dT8IwEL8gGvFNUaP4VRPD26L7gI2HxUgHQYVBFA1vZC3dnDHbAiMm_vVemyG-6FvTpk177fV3d21_BbhCn0G3bWeGM9BwNMu0uMZ0W2iO5JpCvAgDJgP6A7_Ze7EeJo1JCd5Xb2EUT-inIkdEjeKo77nar7N1EMtTdysX1yzGrPS2O3a9euEdo7FioAPttd3OaOgNaZ1Sl_p1_8nVdduU3G3m3QZsooltS23ovLblq5TsN6R0d2FrhK0l-R6Uvt6qUKGrn9eqsD0oDrwxWejeYh_YcxzhrJNIEUXLLhIez_kyzglHxGMfgqQhyQpKpiQiIa4sQXJ0vyPFN0iCZEbiVRCBLDIELlmFFwTg6fwALrudMe1p2Nnpj2Sm1F-PyzyEcpIm4ggIirhpsZtWaDQNi-uhI8yG_F0MbTcxCwxxDLW_26n9V3gBld540J_27_3HE9iREpd3O4zWKZTz-VKcIULn7FyJ9ht9epUb
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Signal+generation+circuit+capable+of+preventing+false+triggering+and+improving+speed+of+comparator&rft.inventor=WANG+TAO&rft.inventor=XIANG+XINGMING&rft.inventor=ZHEN+JIANYU&rft.inventor=LIU+HUAN&rft.inventor=ZHOU+JUE&rft.inventor=ZHU+ANKANG&rft.inventor=SUN+SHIQIANG&rft.inventor=LI+FEIYU&rft.inventor=CHEN+JUNTAO&rft.date=2023-12-29&rft.externalDBID=A&rft.externalDocID=CN117318673A