Semiconductor structure and manufacturing method thereof
The invention provides a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes a substrate and a bottom isolation feature formed over the substrate. The semiconductor structure also includes a bottom semiconductor layer formed over the bottom isolation feat...
Saved in:
Main Authors | , , , , , |
---|---|
Format | Patent |
Language | Chinese English |
Published |
07.03.2023
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | The invention provides a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes a substrate and a bottom isolation feature formed over the substrate. The semiconductor structure also includes a bottom semiconductor layer formed over the bottom isolation feature and a nanostructure formed over the bottom semiconductor layer. The semiconductor structure also includes a source/drain structure connected to the nanostructure and covering a portion of the bottom isolation feature.
提供了半导体结构及其制造方法。半导体结构包括衬底和形成在衬底上方的底部隔离部件。半导体结构还包括形成在底部隔离部件上方的底部半导体层和形成在底部半导体层上方的纳米结构。半导体结构还包括连接到纳米结构并且覆盖底部隔离部件的部分的源极/漏极结构。 |
---|---|
AbstractList | The invention provides a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes a substrate and a bottom isolation feature formed over the substrate. The semiconductor structure also includes a bottom semiconductor layer formed over the bottom isolation feature and a nanostructure formed over the bottom semiconductor layer. The semiconductor structure also includes a source/drain structure connected to the nanostructure and covering a portion of the bottom isolation feature.
提供了半导体结构及其制造方法。半导体结构包括衬底和形成在衬底上方的底部隔离部件。半导体结构还包括形成在底部隔离部件上方的底部半导体层和形成在底部半导体层上方的纳米结构。半导体结构还包括连接到纳米结构并且覆盖底部隔离部件的部分的源极/漏极结构。 |
Author | ZHANG RONGHONG LIN ZHICHANG JIANG GUOCHENG CHEN SHICHENG YAO QIANNING ZONGHAN ZHUANG |
Author_xml | – fullname: ZONGHAN ZHUANG – fullname: ZHANG RONGHONG – fullname: CHEN SHICHENG – fullname: JIANG GUOCHENG – fullname: YAO QIANNING – fullname: LIN ZHICHANG |
BookMark | eNrjYmDJy89L5WSwCE7NzUzOz0spTS7JL1IoLikCMkqLUhUS81IUchPzStMSQfzMvHSF3NSSjPwUhZKM1KLU_DQeBta0xJziVF4ozc2g6OYa4uyhm1qQH59aXJCYnJqXWhLv7GdoaGpuZmxqaOloTIwaAHfSMO4 |
ContentType | Patent |
DBID | EVB |
DatabaseName | esp@cenet |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Medicine Chemistry Sciences |
DocumentTitleAlternate | 半导体结构及其制造方法 |
ExternalDocumentID | CN115763519A |
GroupedDBID | EVB |
ID | FETCH-epo_espacenet_CN115763519A3 |
IEDL.DBID | EVB |
IngestDate | Fri Jul 19 12:44:17 EDT 2024 |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | Chinese English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-epo_espacenet_CN115763519A3 |
Notes | Application Number: CN202210657449 |
OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230307&DB=EPODOC&CC=CN&NR=115763519A |
ParticipantIDs | epo_espacenet_CN115763519A |
PublicationCentury | 2000 |
PublicationDate | 20230307 |
PublicationDateYYYYMMDD | 2023-03-07 |
PublicationDate_xml | – month: 03 year: 2023 text: 20230307 day: 07 |
PublicationDecade | 2020 |
PublicationYear | 2023 |
RelatedCompanies | TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD |
RelatedCompanies_xml | – name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD |
Score | 3.5704622 |
Snippet | The invention provides a semiconductor structure and a manufacturing method thereof. The semiconductor structure includes a substrate and a bottom isolation... |
SourceID | epo |
SourceType | Open Access Repository |
SubjectTerms | BASIC ELECTRIC ELEMENTS ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY SEMICONDUCTOR DEVICES |
Title | Semiconductor structure and manufacturing method thereof |
URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20230307&DB=EPODOC&locale=&CC=CN&NR=115763519A |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMU4yAlZCRia6pqaJxromyUkmupbGlom6SQYmJikpFkbAbhFoo7Cvn5lHqIlXhGkEE0MWbC8M-JzQcvDhiMAclQzM7yXg8roAMYjlAl5bWayflAkUyrd3C7F1UYP2joHtaWCaVXNxsnUN8Hfxd1ZzdrZ19lPzC7IFnSljBrqMzpGZgRXUjAads-8a5gTalVKAXKW4CTKwBQBNyysRYmCqyhBm4HSG3bwmzMDhC53wBjKhea9YhMEiGLSOPT8PdEBrfpEC5ODX0qJUhcS8FIXcxLxS0B4F8KZDBci10Aqgtl1qfpoog6Kba4izhy7QCfFw_8Y7-yFcayzGwJKXn5cqwaBglGhmBgxvszSL5FQTYL0MrFuSLZMMjFPMgTkn1dJSkkEKtzlS-CSlGbhAYQdeWmUuw8AC9ECqLLCuLUmSAwcSAKxEgzY |
link.rule.ids | 230,309,786,891,25594,76906 |
linkProvider | European Patent Office |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV1LS8NAEB5qFetNq6L1FUFyC5Zk8zoEsZuGqE1aNEpvIY8tKpiUNkXw1zu7Ta0XvS1ZGHaHnXyzyXzfAFxpqYogpBJF1xNNIVlKFFuzEyXtEpLnlorXIk4UDkLDfyb3Y33cgPcVF0bohH4KcUSMqAzjvRLv6-n6I5Yraivn1-kbPipvvMhx5fp2jPk0nlnZ7Tn90dAdUplSh4Zy-OhwTRmDN6O73YBNk6vz8tTppcdZKdPfkOLtwtYIrRXVHjS-XtvQoqvOa23YDuof3jisY2--D9YTr2MvCy7QWs6kpfDrYsakpMilj6RYcI6CIB1Ky7bQEs_tWDk5gEuvH1FfwSXEP_uNabherXYIzaIs2BFIamIY6G9jYmWMIC4jtmR22tVyEyOH2fYxdP620_lv8gJafhQM4sFd-HACO9yPoszKPIUmboadIe5W6blw2Df3noYj |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+structure+and+manufacturing+method+thereof&rft.inventor=ZONGHAN+ZHUANG&rft.inventor=ZHANG+RONGHONG&rft.inventor=CHEN+SHICHENG&rft.inventor=JIANG+GUOCHENG&rft.inventor=YAO+QIANNING&rft.inventor=LIN+ZHICHANG&rft.date=2023-03-07&rft.externalDBID=A&rft.externalDocID=CN115763519A |