Semiconductor device

The embodiment of the invention provides a semiconductor device. The semiconductor device includes a contact structure, a first passivation layer, a bottom conductor plate layer, a second dielectric layer, an intermediate conductor plate layer, a third dielectric layer, a top conductor plate layer,...

Full description

Saved in:
Bibliographic Details
Main Authors CHEN DIANHAO, SHEN XIANGGU
Format Patent
LanguageChinese
English
Published 28.09.2021
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The embodiment of the invention provides a semiconductor device. The semiconductor device includes a contact structure, a first passivation layer, a bottom conductor plate layer, a second dielectric layer, an intermediate conductor plate layer, a third dielectric layer, a top conductor plate layer, and a second passivation layer. The contact structure is located in the first dielectric layer; the first passivation layer is located on the contact structure; the bottom conductor plate layer is located on the first passivation layer, and the bottom conductor plate layer comprises a plurality of first sub-layers; the second dielectric layer is located on the bottom conductor plate layer; the middle conductor plate layer is located on the second dielectric layer, and the middle conductor plate layer comprises a plurality of second sub-layers; the third dielectric layer is located on the middle conductor plate layer; the top conductor plate layer is located on the third dielectric layer, and the top conductor plate
AbstractList The embodiment of the invention provides a semiconductor device. The semiconductor device includes a contact structure, a first passivation layer, a bottom conductor plate layer, a second dielectric layer, an intermediate conductor plate layer, a third dielectric layer, a top conductor plate layer, and a second passivation layer. The contact structure is located in the first dielectric layer; the first passivation layer is located on the contact structure; the bottom conductor plate layer is located on the first passivation layer, and the bottom conductor plate layer comprises a plurality of first sub-layers; the second dielectric layer is located on the bottom conductor plate layer; the middle conductor plate layer is located on the second dielectric layer, and the middle conductor plate layer comprises a plurality of second sub-layers; the third dielectric layer is located on the middle conductor plate layer; the top conductor plate layer is located on the third dielectric layer, and the top conductor plate
Author SHEN XIANGGU
CHEN DIANHAO
Author_xml – fullname: CHEN DIANHAO
– fullname: SHEN XIANGGU
BookMark eNrjYmDJy89L5WQQCU7NzUzOz0spTS7JL1JISS3LTE7lYWBNS8wpTuWF0twMim6uIc4euqkF-fGpxQWJyal5qSXxzn6GhsYmpoamhoaOxsSoAQAiFSKU
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
DocumentTitleAlternate 半导体装置
ExternalDocumentID CN113451511A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN113451511A3
IEDL.DBID EVB
IngestDate Fri Aug 30 05:41:20 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN113451511A3
Notes Application Number: CN202110284822
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210928&DB=EPODOC&CC=CN&NR=113451511A
ParticipantIDs epo_espacenet_CN113451511A
PublicationCentury 2000
PublicationDate 20210928
PublicationDateYYYYMMDD 2021-09-28
PublicationDate_xml – month: 09
  year: 2021
  text: 20210928
  day: 28
PublicationDecade 2020
PublicationYear 2021
RelatedCompanies TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD
RelatedCompanies_xml – name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD
Score 3.4689257
Snippet The embodiment of the invention provides a semiconductor device. The semiconductor device includes a contact structure, a first passivation layer, a bottom...
SourceID epo
SourceType Open Access Repository
SubjectTerms ELECTRICITY
Title Semiconductor device
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20210928&DB=EPODOC&locale=&CC=CN&NR=113451511A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMUs0Tk5OTTTUTU22SNI1STFP1bUwSU4DEhbGZkkpZuapaeDVFn5mHqEmXhGmEUwMWbC9MOBzQsvBhyMCc1QyML-XgMvrAsQglgt4bWWxflImUCjf3i3E1kUN2jsG9l8sjSzUXJxsXQP8Xfyd1ZydbZ391PyCbA0NjU2AVbehoSMzAyuoGQ06Z981zAm0K6UAuUpxE2RgCwCallcixMBUlSHMwOkMu3lNmIHDFzrhDWRC816xCINIMGgde34e6IDW_CKFlFRQHhdlUHRzDXH20AUaHw_3S7yzH8IlxmIMLMA-fqoEgwKwkwqsNcyMLJINUkzMzcwsgPnELDnVJC0t1SIp1dREkkEKtzlS-CSlGbhA4QJa4mBkIcPAUlJUmioLrEdLkuTAAQAAKlx1_g
link.rule.ids 230,309,786,891,25594,76906
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQMUs0Tk5OTTTUTU22SNI1STFP1bUwSU4DEhbGZkkpZuapaeDVFn5mHqEmXhGmEUwMWbC9MOBzQsvBhyMCc1QyML-XgMvrAsQglgt4bWWxflImUCjf3i3E1kUN2jsG9l8sjSzUXJxsXQP8Xfyd1ZydbZ391PyCbA0NjU2AVbehoSMzA6s56HReUNMpzAm0K6UAuUpxE2RgCwCallcixMBUlSHMwOkMu3lNmIHDFzrhDWRC816xCINIMGgde34e6IDW_CKFlFRQHhdlUHRzDXH20AUaHw_3S7yzH8IlxmIMLMA-fqoEgwKwkwqsNcyMLJINUkzMzcwsgPnELDnVJC0t1SIp1dREkkEKtzlS-CTlGTg9Qnx94n08_bylGbhAYQRa7mBkIcPAUlJUmioLrFNLkuTAgQEA1kd46w
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Semiconductor+device&rft.inventor=CHEN+DIANHAO&rft.inventor=SHEN+XIANGGU&rft.date=2021-09-28&rft.externalDBID=A&rft.externalDocID=CN113451511A