Serial peripheral device interface bus test system and method

The invention discloses an SPI (serial peripheral device interface) bus test system and an SPI (serial peripheral device interface) bus test method. The system comprises an obtaining module, an intercepting module, an overlaying module, a drawing module, a judging module and the output module, where...

Full description

Saved in:
Bibliographic Details
Main Author HE RUIXIONG
Format Patent
LanguageChinese
English
Published 19.09.2012
Subjects
Online AccessGet full text

Cover

Loading…
Abstract The invention discloses an SPI (serial peripheral device interface) bus test system and an SPI (serial peripheral device interface) bus test method. The system comprises an obtaining module, an intercepting module, an overlaying module, a drawing module, a judging module and the output module, wherein the obtaining module is used for obtaining waveforms of a data signal, a clock signal and a selection signal of the SPI bus; the intercepting module is used for intercepting effective waveforms of the data signal and the clock signal from the waveforms of the data signal and the clock signal according to the waveform of the selection signal; the overlaying module is used for forwardly and backwardly lapsing the scheduled time by using each rising edge of the clock signal as the reference, intercepting the effective waveform of each section of data signal and clock signal from the effective waveforms of the data signal and the clock signal, and overlaying the effective waveforms to obtain eye patterns of the data
AbstractList The invention discloses an SPI (serial peripheral device interface) bus test system and an SPI (serial peripheral device interface) bus test method. The system comprises an obtaining module, an intercepting module, an overlaying module, a drawing module, a judging module and the output module, wherein the obtaining module is used for obtaining waveforms of a data signal, a clock signal and a selection signal of the SPI bus; the intercepting module is used for intercepting effective waveforms of the data signal and the clock signal from the waveforms of the data signal and the clock signal according to the waveform of the selection signal; the overlaying module is used for forwardly and backwardly lapsing the scheduled time by using each rising edge of the clock signal as the reference, intercepting the effective waveform of each section of data signal and clock signal from the effective waveforms of the data signal and the clock signal, and overlaying the effective waveforms to obtain eye patterns of the data
Author HE RUIXIONG
Author_xml – fullname: HE RUIXIONG
BookMark eNrjYmDJy89L5WSwDU4tykzMUSgAUgUZqUVAZkpqWWZyqkJmXklqUVoikJVUWqxQklpcolBcWVySmquQmJeikJtakpGfwsPAmpaYU5zKC6W5GRTdXEOcPXRTC_LjU4sLgLrzUkvinf0MDYzMLAwtjUwdjYlRAwA1LjH2
ContentType Patent
DBID EVB
DatabaseName esp@cenet
DatabaseTitleList
Database_xml – sequence: 1
  dbid: EVB
  name: esp@cenet
  url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP
  sourceTypes: Open Access Repository
DeliveryMethod fulltext_linktorsrc
Discipline Medicine
Chemistry
Sciences
Physics
ExternalDocumentID CN102681925A
GroupedDBID EVB
ID FETCH-epo_espacenet_CN102681925A3
IEDL.DBID EVB
IngestDate Fri Jul 19 12:10:09 EDT 2024
IsOpenAccess true
IsPeerReviewed false
IsScholarly false
Language Chinese
English
LinkModel DirectLink
MergedId FETCHMERGED-epo_espacenet_CN102681925A3
Notes Application Number: CN2011157669
OpenAccessLink https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120919&DB=EPODOC&CC=CN&NR=102681925A
ParticipantIDs epo_espacenet_CN102681925A
PublicationCentury 2000
PublicationDate 20120919
PublicationDateYYYYMMDD 2012-09-19
PublicationDate_xml – month: 09
  year: 2012
  text: 20120919
  day: 19
PublicationDecade 2010
PublicationYear 2012
RelatedCompanies HONGFUJIN PRECISION INDUSTRY (SHENZHEN) CO., LTD
HON HAI PRECISION INDUSTRY CO., LTD
RelatedCompanies_xml – name: HON HAI PRECISION INDUSTRY CO., LTD
– name: HONGFUJIN PRECISION INDUSTRY (SHENZHEN) CO., LTD
Score 2.9721818
Snippet The invention discloses an SPI (serial peripheral device interface) bus test system and an SPI (serial peripheral device interface) bus test method. The system...
SourceID epo
SourceType Open Access Repository
SubjectTerms CALCULATING
COMPUTING
COUNTING
ELECTRIC DIGITAL DATA PROCESSING
PHYSICS
Title Serial peripheral device interface bus test system and method
URI https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20120919&DB=EPODOC&locale=&CC=CN&NR=102681925A
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfV3dS8MwED_m_HzTquj8IIL0rbi1XWcfiri0ZQjrhkzZ20ialCnSjbVD8K_3knXOF31NINwd_HKXy93vAG5bPndSIZnVQX9nucwWCKnUtWTLyTLO7j2u6Zr6idd7cZ_G7XEN3te9MJon9FOTIyKiUsR7qe_r-SaJFerayuKOv-HS7CEeBaFZvY5VIygiMOwG0XAQDqhJaUATM3nGWNf2FPdX-3ELtjGM7qjyr-i1q7pS5r9dSnwIO0M8LS-PoPY1NWCfrievGbDXrz68DdjVFZppgYsVCotjqFJaRJEUa1aADyKkQjxR5A-LDBUifFkQjCJLsqJqJiwXZDUt-gRu4mhEexZKNPlRf0KTjfDOKdTzWS7PgAhUlXlOE_0JwyjA9rOmzRiTPmdCmfscGn-f0_hv8wIOlClVVUTLv4R6uVjKK3S9Jb_WNvsG_yiIVQ
link.rule.ids 230,309,783,888,25578,76884
linkProvider European Patent Office
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwfZ3fS8MwEMePOX_MN60Onb8iSN-Ka7vV9aGIS1emrt2QKnsbSX-gIt1YOwT_ei9Z53zR1wRC7uDbuyZ3nwBc6TY3ozhh2g3GO63FjBglFbW0RDfTlLOOxSWuyQ-s_nPrYdweV-B91QsjOaGfEo6IiopQ74X8Xs_Wh1iurK3Mr_kbDk1vvdBx1fLvWDSCogLdrtMbDd0hVSl1aKAGT5jrGpZgf7XvNmATU-yO4Oz3XrqiK2X2O6R4e7A1wtWyYh8qX68K1Ojq5TUFdvzywluBbVmhGeU4WKowP4DySIsISLGkAnyQOBGKJwL-ME_RIMIXOcEssiBLVDNhWUyWr0UfwqXXC2lfwx1Nfsyf0GC9ebMO1WyaJUdAYjSVWWYT4wnDLMCw06bBGEtszmLh7mNo_L1O47_JC6j1Q38wGdwHjyewK9wqKiR0-xSqxXyRnGEYLvi59N83i7uLRQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Serial+peripheral+device+interface+bus+test+system+and+method&rft.inventor=HE+RUIXIONG&rft.date=2012-09-19&rft.externalDBID=A&rft.externalDocID=CN102681925A