Integrate circuit design system and method
A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit genera...
Saved in:
| Main Authors | , |
|---|---|
| Format | Patent |
| Language | Chinese English |
| Published |
16.12.2009
|
| Subjects | |
| Online Access | Get full text |
Cover
Loading…
| Abstract | A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency. |
|---|---|
| AbstractList | A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit description representing portions in a grid and glyph format. A checking unit checks grid and glyph portions of the design. An elaboration unit generates a target layout from the checked design. A data prep unit prepares the target layout for mask making. A pattern caching unit selectively replaces portions of the design with previously cached results for improved design efficiency. |
| Author | SEONG NAKGEUON STOK LEON |
| Author_xml | – fullname: STOK LEON – fullname: SEONG NAKGEUON |
| BookMark | eNrjYmDJy89L5WTQ8swrSU0vSixJVUjOLEouzSxRSEktzkzPUyiuLC5JzVVIzEtRyE0tychP4WFgTUvMKU7lhdLcDEpuriHOHrqpBfnxqcUFicmpeakl8c5-hgYGpuYGFqamzs7GRCkCAH3aK2I |
| ContentType | Patent |
| DBID | EVB |
| DatabaseName | esp@cenet |
| DatabaseTitleList | |
| Database_xml | – sequence: 1 dbid: EVB name: esp@cenet url: http://worldwide.espacenet.com/singleLineSearch?locale=en_EP sourceTypes: Open Access Repository |
| DeliveryMethod | fulltext_linktorsrc |
| Discipline | Medicine Chemistry Sciences Physics |
| ExternalDocumentID | CN100570855CC |
| GroupedDBID | EVB |
| ID | FETCH-epo_espacenet_CN100570855CC3 |
| IEDL.DBID | EVB |
| IngestDate | Fri Jul 19 14:28:31 EDT 2024 |
| IsOpenAccess | true |
| IsPeerReviewed | false |
| IsScholarly | false |
| Language | Chinese English |
| LinkModel | DirectLink |
| MergedId | FETCHMERGED-epo_espacenet_CN100570855CC3 |
| Notes | Application Number: CN200510066808 |
| OpenAccessLink | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20091216&DB=EPODOC&CC=CN&NR=100570855C |
| ParticipantIDs | epo_espacenet_CN100570855CC |
| PublicationCentury | 2000 |
| PublicationDate | 20091216 |
| PublicationDateYYYYMMDD | 2009-12-16 |
| PublicationDate_xml | – month: 12 year: 2009 text: 20091216 day: 16 |
| PublicationDecade | 2000 |
| PublicationYear | 2009 |
| RelatedCompanies | IBM |
| RelatedCompanies_xml | – name: IBM |
| Score | 2.8621957 |
| Snippet | A design system for designing complex integrated circuits (ICs), a method of IC design and program product therefor. A layout unit receives a circuit... |
| SourceID | epo |
| SourceType | Open Access Repository |
| SubjectTerms | BASIC ELECTRIC ELEMENTS CALCULATING COMPUTING COUNTING ELECTRIC DIGITAL DATA PROCESSING ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR ELECTRICITY PHYSICS SEMICONDUCTOR DEVICES |
| Title | Integrate circuit design system and method |
| URI | https://worldwide.espacenet.com/publicationDetails/biblio?FT=D&date=20091216&DB=EPODOC&locale=&CC=CN&NR=100570855C |
| hasFullText | 1 |
| inHoldings | 1 |
| isFullTextHit | |
| isPrint | |
| link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQATahkw1TjFN1k0yM0kCHagNZwHpS1zLZ0sgi0TzRwhw8g-_rZ-YRauIVYRrBxJAF2wsDPie0HHw4IjBHJQPzewm4vC5ADGK5gNdWFusnZQKF8u3dQmxd1GC9Y0tDI0MzNRcnW9cAfxd_ZzVnZ1tnPzW_IGBbF9gwAa3JcmZmYAU1o0Hn7LuGOYF2pRQgVyluggxsAUDT8kqEGJiqMoQZOJ1hN68JM3D4Qie8hRnYwSs0k4uBgtBcWCzCoOUJO-NBITmzKLk0s0QhBbwQQwFyLrNCYl6KAuRqaFEGJTfXEGcPXaD18XC_xjv7IVzqbCzGwJKXn5cqwaCQaG5qZA7szSQmm1iaJKekJqWlAStnYFvMAtgCMDEylGSQxmOQFF5ZaQYuI-itCIZmMgwsJUWlqbLAqrYkSQ4cRgANn4Dg |
| link.rule.ids | 230,309,786,891,25594,76906 |
| linkProvider | European Patent Office |
| linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwY2BQATahkw1TjFN1k0yM0kCHagNZwHpS1zLZ0sgi0TzRwhw8g-_rZ-YRauIVYRrBxJAF2wsDPie0HHw4IjBHJQPzewm4vC5ADGK5gNdWFusnZQKF8u3dQmxd1GC9Y0tDI0MzNRcnW9cAfxd_ZzVnZ1tnPzW_IGBbF9gwAa3JcmZmYDUHnc4LajqFOYF2pRQgVyluggxsAUDT8kqEGJiqMoQZOJ1hN68JM3D4Qie8hRnYwSs0k4uBgtBcWCzCoOUJO-NBITmzKLk0s0QhBbwQQwFyLrNCYl6KAuRqaFEGJTfXEGcPXaD18XC_xjv7IVzqbCzGwJKXn5cqwaCQaG5qZA7szSQmm1iaJKekJqWlAStnYFvMAtgCMDEylGSQxmOQFF5ZeQZOjxBfn3gfTz9vaQYuI-gNCYZmMgwsJUWlqbLAarckSQ4cXgA8voPN |
| openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Apatent&rft.title=Integrate+circuit+design+system+and+method&rft.inventor=STOK+LEON&rft.inventor=SEONG+NAKGEUON&rft.date=2009-12-16&rft.externalDBID=C&rft.externalDocID=CN100570855CC |