INTEGRATED CIRCUIT WITH SEQUENTIALLY-COUPLED CHARGE STORAGE AND ASSOCIATED TECHNIQUES

Described herein are techniques that improve the collection and readout of charge carriers in an integrated circuit. Some aspects of the present disclosure relate to integrated circuits having pixels with a plurality of charge storage regions. Some aspects of the present disclosure relate to integra...

Full description

Saved in:
Bibliographic Details
Main Authors THURSTON, Thomas Raymond, WEBSTER, Eric, REARICK, Todd
Format Patent
LanguageEnglish
Published 08.06.2023
Subjects
Online AccessGet full text

Cover

Loading…
More Information
Summary:Described herein are techniques that improve the collection and readout of charge carriers in an integrated circuit. Some aspects of the present disclosure relate to integrated circuits having pixels with a plurality of charge storage regions. Some aspects of the present disclosure relate to integrated circuits configured to substantially simultaneously collect and read out charge carriers, at least in part. Some aspects of the present disclosure relate to integrated circuits having a plurality of pixels configured to transfer charge carriers between charge storage regions within each pixel substantially at the same time. Some aspects of the present disclosure relate to integrated circuits having three or more sequentially coupled charge storage regions. Some aspects of the present disclosure relate to integrated circuits capable of increased charge transfer rates. Some aspects of the present disclosure relate to techniques for manufacturing and operating integrated circuits according to the other techniques described herein.
Bibliography:Application Number: AU20210366690