다중대역 통합 신호처리 가능한 GNSS 수신기 개발 플랫폼 설계 및 구현
Global Navigation Satellite System (GNSS) receivers are becoming increasingly sophisticated, equipped with advanced features and precise specifications, thus demanding efficient and high-performance hardware platforms. This paper presents the design and implementation of a Field-Programmable Gate Ar...
Saved in:
Published in | Journal of Positioning, Navigation, and Timing Vol. 13; no. 2; pp. 149 - 158 |
---|---|
Main Authors | , , , , , , , , , |
Format | Journal Article |
Language | Korean |
Published |
사단법인 항법시스템학회
01.06.2024
|
Subjects | |
Online Access | Get full text |
ISSN | 2288-8187 2289-0866 |
DOI | 10.11003/JPNT.2024.13.2.149 |
Cover
Summary: | Global Navigation Satellite System (GNSS) receivers are becoming increasingly sophisticated, equipped with advanced features and precise specifications, thus demanding efficient and high-performance hardware platforms. This paper presents the design and implementation of a Field-Programmable Gate Array (FPGA)-based GNSS receiver development platform for multi-band signal processing. This platform utilizes a FPGA to provide a flexible and re-configurable hardware environment, enabling real-time signal processing, position determination, and handling of large-scale data. Integrated signal processing of L/S bands enhances the performance and functionality of GNSS receivers. Key components such as the RF frontend, signal processing modules, and power management are designed to ensure optimal signal reception and processing, supporting multiple GNSS. The developed hardware platform enables real-time signal processing and position determination, supporting multiple GNSS systems, thereby contributing to the advancement of GNSS development and research. |
---|---|
Bibliography: | KISTI1.1003/JNL.JAKO202416662131684 https://doi.org/10.11003/JPNT.2024.13.2.149 |
ISSN: | 2288-8187 2289-0866 |
DOI: | 10.11003/JPNT.2024.13.2.149 |