A Study on CNTFET Ternary and Quaternary Logic with Different Supply Voltages

Arithmetic circuits are essential to many electronic systems, including highly efficient digital signal processors and microprocessors. Many-Valued Logic decreases both the chip surface area and the number of operations needed to construct arithmetic circuits. An effective replacement for MOS transi...

Full description

Saved in:
Bibliographic Details
Published inDevices for Integrated Circuit pp. 79 - 82
Main Authors M, Maheswari, Govindarajulu, S.
Format Conference Proceeding
LanguageEnglish
Published IEEE 05.04.2025
Subjects
Arithmetic
Cadence
CNTFET
CNTFETs
Delays
Digital signal processors
Electric potential
IQI
Logic
Merging
Microprocessors
MOSFET
NQI
PQI
SQI
Surface treatment
Online AccessGet full text
ISSN2996-3044
DOI10.1109/DevIC63749.2025.11012533

Cover

Abstract Arithmetic circuits are essential to many electronic systems, including highly efficient digital signal processors and microprocessors. Many-Valued Logic decreases both the chip surface area and the number of operations needed to construct arithmetic circuits. An effective replacement for MOS transistors (MOSFET) is being investigated: carbon nanotube FETs (CNTFETs). By merging the potentials of Carbon Nanotube FETs next to Many-Valued Logic, a unique design with a high rise in speed and less difficulty may be provided. In this work ternary and quaternary circuits with supply of 0.9, 1.2 and 1.8 average power and delay are calculated using Cadence tool.
AbstractList Arithmetic circuits are essential to many electronic systems, including highly efficient digital signal processors and microprocessors. Many-Valued Logic decreases both the chip surface area and the number of operations needed to construct arithmetic circuits. An effective replacement for MOS transistors (MOSFET) is being investigated: carbon nanotube FETs (CNTFETs). By merging the potentials of Carbon Nanotube FETs next to Many-Valued Logic, a unique design with a high rise in speed and less difficulty may be provided. In this work ternary and quaternary circuits with supply of 0.9, 1.2 and 1.8 average power and delay are calculated using Cadence tool.
Author M, Maheswari
Govindarajulu, S.
Author_xml – sequence: 1
  givenname: Maheswari
  surname: M
  fullname: M, Maheswari
  email: maheswariphd99@gmail.com
  organization: JNTU Ananthapuramu,Rajeev Gandhi Memorial College of Engineering and Technology,Ananthapuramu, Nandyal,India
– sequence: 2
  givenname: S.
  surname: Govindarajulu
  fullname: Govindarajulu, S.
  email: rajulusg09@gmail.com
  organization: Rajeev Gandhi Memorial College of Engineering and Technology,Nandyal,India
BookMark eNo1kMtOwzAURA0CiVLyByz8AynXvk4cL6uUR6UAQo3YVq5zXYJCEuUByt_TirIazVkcjeaaXdRNTYxxAQshwNyt6HudxqiVWUiQ0REKGSGescBok2AEaA5Mn7OZNCYOEZS6YkHffwIAisSIRM3Y85JvhrGYeFPz9CV_uM95Tl1tu4nbuuBvox1ONWv2peM_5fDBV6X31FE98M3YttXE35tqsHvqb9ilt1VPwSnn7GhMn8Ls9XGdLrOwNDiE1hUOnTAIhQGrFCi_85ZURJGLE2EJdsJ7hdZrHWntpEbpYo2QuMJKlDhnt3_akoi2bVd-HQZu_w_AX1OKUYg
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/DevIC63749.2025.11012533
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Xplore POP ALL
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9798350391107
EISSN 2996-3044
EndPage 82
ExternalDocumentID 11012533
Genre orig-research
GroupedDBID 6IE
6IF
6IK
6IL
6IN
AAJGR
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
M43
OCL
RIE
RIL
ID FETCH-LOGICAL-i93t-acdc3c1930d90a4404fbfae45e5c681ae0b1ff43af77577c2732c67308cda2323
IEDL.DBID RIE
IngestDate Wed Aug 27 01:38:56 EDT 2025
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i93t-acdc3c1930d90a4404fbfae45e5c681ae0b1ff43af77577c2732c67308cda2323
PageCount 4
ParticipantIDs ieee_primary_11012533
PublicationCentury 2000
PublicationDate 2025-April-5
PublicationDateYYYYMMDD 2025-04-05
PublicationDate_xml – month: 04
  year: 2025
  text: 2025-April-5
  day: 05
PublicationDecade 2020
PublicationTitle Devices for Integrated Circuit
PublicationTitleAbbrev DevIC
PublicationYear 2025
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0003189184
Score 1.9064057
Snippet Arithmetic circuits are essential to many electronic systems, including highly efficient digital signal processors and microprocessors. Many-Valued Logic...
SourceID ieee
SourceType Publisher
StartPage 79
SubjectTerms Arithmetic
Cadence
CNTFET
CNTFETs
Delays
Digital signal processors
Electric potential
IQI
Logic
Merging
Microprocessors
MOSFET
NQI
PQI
SQI
Surface treatment
Title A Study on CNTFET Ternary and Quaternary Logic with Different Supply Voltages
URI https://ieeexplore.ieee.org/document/11012533
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFA5uJ08qTvxNDl7btWvStEfZHFPYUJiy23h9SUCUVmYqzL_eJGsnCoK3tJAS8tq-H_m-9xFyBTxTYO0aQMxUwFDZkZAycOJTGhhyGTm-83SWTh7Z3YIvGrK658IopTz4TIVu6M_yZYW1K5X1Y9eMysYnHdKxmduGrLUtqNiXM7fpSovWifL-SH3cDtNEMEdIGfCwnf5DSMX7kfEembUr2MBHXsLaFCF-_mrO-O8l7pPeN2WP3m-d0QHZUeUhmV5ThxNc06qkw9l8fDOnc1f_W60plJI-1GCaSye5jNQVZemokUwx1Ct-rulT9WrsX-e9R9wThpOg0U8InvPEBIASE7QBWiTzCFwfQF1oUIwrjmkWg4qKWGuWgBaCC4E2kBlgar_4DCXYQCs5It2yKtUxoYmdAVz47JBlaQyFzlLUGYiE2XgLT0jPbcXybdMhY9nuwukf98_IrrOIR8Dwc9I1q1pdWOduiktv1C-JEqNl
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PS8MwFA46D3pSceJvc_Darl2Tpj3K5th0KwpVdhuv-QGitDJbof71Jlk7URC8pYWGkNfkvbx83_sQugIaSdB2dcAn0iFc6hYTwjHiUwoIp8IzfOdZEo4fye2czhuyuuXCSCkt-Ey6pmnv8kXBK5Mq6_mmGJWOTzbRlnb81F_RtdYpFf17xvrA0uJ1vLg3lB-TQRgwYigpfeq2HfyQUrGeZLSLknYMKwDJi1uVmcs_f5Vn_Pcg91D3m7SH79fuaB9tyPwAza6xQQrWuMjxIElHNylOTQZwWWPIBX6ooGwejegyxyYti4eNaEqJreZnjZ-K11LvO-9dZHoYjJ1GQcF5joPSAS54wHWI5onYA1MJUGUKJKGS8jDyQXqZrxQJQDFGGeM6lOnzUK_5iAvQoVZwiDp5kcsjhAP9BVBmz4ckCn3IVBRyFQELiI64-DHqmqlYvK1qZCzaWTj54_0l2h6ns-liOknuTtGOsY7Fw9Az1CmXlTzXrr7MLqyBvwBDqKau
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Devices+for+Integrated+Circuit&rft.atitle=A+Study+on+CNTFET+Ternary+and+Quaternary+Logic+with+Different+Supply+Voltages&rft.au=M%2C+Maheswari&rft.au=Govindarajulu%2C+S.&rft.date=2025-04-05&rft.pub=IEEE&rft.eissn=2996-3044&rft.spage=79&rft.epage=82&rft_id=info:doi/10.1109%2FDevIC63749.2025.11012533&rft.externalDocID=11012533