Faster Configuration Performance Bug Testing with Neural Dual-Level Prioritization

As software systems become more complex and configurable, more performance problems tend to arise from the configuration designs. This has caused some configuration options to unexpectedly degrade performance which deviates from their original expectations designed by the developers. Such discrepanc...

Full description

Saved in:
Bibliographic Details
Published inProceedings / International Conference on Software Engineering pp. 988 - 1000
Main Authors Ma, Youpeng, Chen, Tao, Li, Ke
Format Conference Proceeding
LanguageEnglish
Published IEEE 26.04.2025
Subjects
Online AccessGet full text
ISSN1558-1225
DOI10.1109/ICSE55347.2025.00201

Cover

Loading…
Abstract As software systems become more complex and configurable, more performance problems tend to arise from the configuration designs. This has caused some configuration options to unexpectedly degrade performance which deviates from their original expectations designed by the developers. Such discrepancies, namely configuration performance bugs (CPBugs), are devastating and can be deeply hidden in the source code. Yet, efficiently testing CPBugs is difficult, not only due to the test oracle is hard to set, but also because the configuration measurement is expensive and there are simply too many possible configurations to test. As such, existing testing tools suffer from lengthy runtime or have been ineffective in detecting CPBugs when the budget is limited, compounded by inaccurate test oracle. In this paper, we seek to achieve significantly faster CPBug testing by neurally prioritizing the testing at both the configuration option and value range levels with automated oracle estimation. Our proposed tool, dubbed NDP, is a general framework that works with different heuristic generators. The idea is to leverage two neural language models: one to estimate the CPBug types that serve as the oracle while, more vitally, the other to infer the probabilities of an option being CPBug-related, based on which the options and the value ranges to be searched can be prioritized. Experiments on several widely-used systems of different versions reveal that NDP can, in general, better predict CPBug type in 87 % cases and find more CPBugs with up to 88.88 \times testing efficiency speedup over the state-of-the-art tools.
AbstractList As software systems become more complex and configurable, more performance problems tend to arise from the configuration designs. This has caused some configuration options to unexpectedly degrade performance which deviates from their original expectations designed by the developers. Such discrepancies, namely configuration performance bugs (CPBugs), are devastating and can be deeply hidden in the source code. Yet, efficiently testing CPBugs is difficult, not only due to the test oracle is hard to set, but also because the configuration measurement is expensive and there are simply too many possible configurations to test. As such, existing testing tools suffer from lengthy runtime or have been ineffective in detecting CPBugs when the budget is limited, compounded by inaccurate test oracle. In this paper, we seek to achieve significantly faster CPBug testing by neurally prioritizing the testing at both the configuration option and value range levels with automated oracle estimation. Our proposed tool, dubbed NDP, is a general framework that works with different heuristic generators. The idea is to leverage two neural language models: one to estimate the CPBug types that serve as the oracle while, more vitally, the other to infer the probabilities of an option being CPBug-related, based on which the options and the value ranges to be searched can be prioritized. Experiments on several widely-used systems of different versions reveal that NDP can, in general, better predict CPBug type in 87 % cases and find more CPBugs with up to 88.88 \times testing efficiency speedup over the state-of-the-art tools.
Author Ma, Youpeng
Chen, Tao
Li, Ke
Author_xml – sequence: 1
  givenname: Youpeng
  surname: Ma
  fullname: Ma, Youpeng
  email: myp@std.uestc.edu.cn
  organization: School of Computer Science and Engineering, University of Electronic Science and Technology of China,China
– sequence: 2
  givenname: Tao
  surname: Chen
  fullname: Chen, Tao
  email: t.chen@bham.ac.uk
  organization: School of Computer Science, University of Birmingham,IDEAS Lab,United Kingdom
– sequence: 3
  givenname: Ke
  surname: Li
  fullname: Li, Ke
  email: k.li@exeter.ac.uk
  organization: University of Exeter,Department of Computer Science,United Kingdom
BookMark eNotkEFPwkAUhFejiYD8Aw77B4pvd9m-fUetoCREiXIn2_LANaU121aDv95GPc1h5ptMZiguqrpiISYKpkoB3Syz17m1ZoZTDdpOATSoMzEmJGeMsmBTUudioKx1idLaXolh07wDQDojGoiXhW9ajjKrq304dNG3oa7kmuO-jkdfFSzvuoPccNOG6iC_Qvsmn7iPlfK-82Wy4k8u5TqGOoY2fP_S1-Jy78uGx_86EpvFfJM9Jqvnh2V2u0oCmTZBzFE5srtilyuPRGCVcwZSMIhUoEVkbXauwKJfnee9S5rTQufeYa6tGYnJX21g5u1HDEcfT9v-E00OyPwAwHlRrw
CODEN IEEPAD
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/ICSE55347.2025.00201
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Xplore
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Computer Science
EISBN 9798331505691
EISSN 1558-1225
EndPage 1000
ExternalDocumentID 11029809
Genre orig-research
GrantInformation_xml – fundername: UKRI
  grantid: 10054084
  funderid: 10.13039/100014013
– fundername: NSFC
  grantid: 62372084
  funderid: 10.13039/501100001809
GroupedDBID -~X
.4S
.DC
29O
5VS
6IE
6IF
6IH
6IK
6IL
6IM
6IN
8US
AAJGR
AAWTH
ABLEC
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
ARCSS
AVWKF
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
EDO
FEDTE
I-F
IEGSK
IJVOP
IPLJI
M43
OCL
RIE
RIL
RIO
ID FETCH-LOGICAL-i93t-77b71895dcdb1a7990518830603779c7577e23d8c7c225bb51892e6c2ba87b253
IEDL.DBID RIE
IngestDate Wed Aug 27 01:40:27 EDT 2025
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i93t-77b71895dcdb1a7990518830603779c7577e23d8c7c225bb51892e6c2ba87b253
PageCount 13
ParticipantIDs ieee_primary_11029809
PublicationCentury 2000
PublicationDate 2025-April-26
PublicationDateYYYYMMDD 2025-04-26
PublicationDate_xml – month: 04
  year: 2025
  text: 2025-April-26
  day: 26
PublicationDecade 2020
PublicationTitle Proceedings / International Conference on Software Engineering
PublicationTitleAbbrev ICSE
PublicationYear 2025
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0006499
Score 2.3033316
Snippet As software systems become more complex and configurable, more performance problems tend to arise from the configuration designs. This has caused some...
SourceID ieee
SourceType Publisher
StartPage 988
SubjectTerms Computer bugs
configuration testing
Estimation
Generators
Numerical models
Performance bug testing
Reliability
Runtime
SBSE
Software debugging
Software systems
Source coding
Testing
testing prioritization
Title Faster Configuration Performance Bug Testing with Neural Dual-Level Prioritization
URI https://ieeexplore.ieee.org/document/11029809
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFA-6k6f5UfGbHLy229KkSa7OjSk6hk7YbSTp6xiOTqS9-Neb13abCIK3klIS8kjfR97v9yPkVhgNykiD6mUy5CazoQIFYQKZzOKMc8kQjfw8TkZv_HEmZg1YvcLCAEDVfAYRPlZ3-enalVgq63hXxbRCuN6-z9xqsNb2t5v42L3BxvW6uvPQfx0IEXPpc0BW1U1Q9-WHgkrlQIZtMt5MXfeNvEdlYSP39YuV8d9rOyTBDqtHJ1svdET2ID8m7Y1YA23O7gl5GRrkRKD42XJR1oankx1ugN6VCzpF0o18QbE8S5G4w6zofWlW4RM2F_mJlmtkQaqxmwGZDgfT_ihsBBXCpY4LH0hb74m0SF1qe0ZqpOZSyucMXWQddFJICSxOlZPOn3Jr_VvNIHHMGiUtE_EpaeXrHM4ItcxmjmeJ03HKfZBjpbAIs9Uo-McNnJMAt2j-UVNmzDe7c_HH-CU5QDPhNQ1Lrkir-Czh2nv7wt5UVv4Gcz-p-A
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1dS8MwFA0yH_Rpfkz8Ng--dh9p0iSvzo1NuzK0wt5GkqZjODqR9sVfb27bbSIIvpWWkpJLem5u7jkHoXumpBWKK3Av4x5VqfaEFdYLbMpTP6WUE2AjT6Jg9EafZmxWk9VLLoy1tmw-s224LM_yk7UpoFTWcVBFpAC63r4Dftar6FrbH2_gsveaHdfrys64_zpgzKfc7QJJWTkB55cfHiolhAybKNoMXnWOvLeLXLfN1y9dxn9_3RFq7dh6eLrFoWO0Z7MT1NzYNeB69Z6il6ECVQQMry0XRRV6PN0xB_BDscAxyG5kCwwFWgzSHWqFHwu18kJoL3IDLdegg1SxN1soHg7i_sirLRW8pfRzl0prh0WSJSbRPcUliHMJ4XYNXdAdNJxxbomfCMONW-dau6eS2MAQrQTXhPlnqJGtM3uOsCY6NTQNjPQT6tIczZkGoq0Eyz-q7AVqwRTNPyrRjPlmdi7_uH-HDkbxJJyH4-j5Ch1CyODQhgTXqJF_FvbGYX-ub8uIfwOCJK1B
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=Proceedings+%2F+International+Conference+on+Software+Engineering&rft.atitle=Faster+Configuration+Performance+Bug+Testing+with+Neural+Dual-Level+Prioritization&rft.au=Ma%2C+Youpeng&rft.au=Chen%2C+Tao&rft.au=Li%2C+Ke&rft.date=2025-04-26&rft.pub=IEEE&rft.eissn=1558-1225&rft.spage=988&rft.epage=1000&rft_id=info:doi/10.1109%2FICSE55347.2025.00201&rft.externalDocID=11029809