A pipelined simulation approach for logic emulation using multi-FPGA platforms - Baviskar, D.; Patkar, S. (2009 IEEE International Symposium on Circuits and Systems (ISCAS), 2009)
Keywords: Circuit simulation; Clocks; Costs; Emulation; Field programmable gate arrays; Logic; Pipeline processing; Scheduling; Throughput; Wires