JTS-based static branch prediction

VLIW architectures are popular design choices in embedded computing market because of its capability of delivering performance with low power. Branch prediction plays a key role for minimizing pipeline stalls due to control hazard. Though a hardware branch predictor can result in good predictions, i...

Full description

Saved in:
Bibliographic Details
Published in2014 IEEE International Conference on Consumer Electronics (ICCE) pp. 494 - 495
Main Authors Taisong Jin, Jinseok Lee, Minwook Ahn, Yoonseo Choi, Do-Hyung Kim, Shihwa Lee
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.01.2014
Subjects
Computer architecture
Consumer electronics
Delays
Filling
Hardware
Pipelines
VLIW
Online AccessGet full text

Cover

More Information
Summary:VLIW architectures are popular design choices in embedded computing market because of its capability of delivering performance with low power. Branch prediction plays a key role for minimizing pipeline stalls due to control hazard. Though a hardware branch predictor can result in good predictions, its HW cost often hinders it from being used in low-power VLIW architectures. On the other hand, a software branch prediction by the compiler can achieve comparable prediction quality utilizing delay slots intelligently without HW cost. In this paper, we propose a novel static branch prediction technique using jump target setting (JTS) instructions. The JTS-enabled VLIW architecture is successfully shipped in several commercial consumer electronic devices from Samsung. In our experiment using multimedia applications, the proposed branch prediction scheme outperforms the conventional static branch prediction with delay slots by 9%.
ISSN:2158-3994
2158-4001
DOI:10.1109/ICCE.2014.6776101