Cost aware task scheduling and core mapping on Network-on-Chip topology using Firefly algorithm

An optimal Network on Chip topology is generated with reduced area and power consumption. The Firefly algorithm is used for the optimal mapping of each and every Intellectual Property core in a specific application. This method incorporates multiple objectives subject to some constraints based on th...

Full description

Saved in:
Bibliographic Details
Published in2013 International Conference on Recent Trends in Information Technology (ICRTIT) pp. 657 - 662
Main Authors Umamaheswari, S., Kirthiga, K. Indu, Abinaya, B. S., Ashwin, D.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.07.2013
Subjects
Algorithm design and analysis
Benchmark testing
core mapping
firefly algorithm
IP networks
Network Routing
Power demand
Program processors
Routing
task scheduling
Topology
Online AccessGet full text

Cover

More Information
Summary:An optimal Network on Chip topology is generated with reduced area and power consumption. The Firefly algorithm is used for the optimal mapping of each and every Intellectual Property core in a specific application. This method incorporates multiple objectives subject to some constraints based on the information available in the Communication Task Graph. The paper proceeds with two phases. In the first phase the tasks are mapped on the processors and in the second phase the processors are mapped on the network tiles.
DOI:10.1109/ICRTIT.2013.6844278