Cost aware task scheduling and core mapping on Network-on-Chip topology using Firefly algorithm

An optimal Network on Chip topology is generated with reduced area and power consumption. The Firefly algorithm is used for the optimal mapping of each and every Intellectual Property core in a specific application. This method incorporates multiple objectives subject to some constraints based on th...

Full description

Saved in:
Bibliographic Details
Published in2013 International Conference on Recent Trends in Information Technology (ICRTIT) pp. 657 - 662
Main Authors Umamaheswari, S., Kirthiga, K. Indu, Abinaya, B. S., Ashwin, D.
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.07.2013
Subjects
Algorithm design and analysis
Benchmark testing
core mapping
firefly algorithm
IP networks
Network Routing
Power demand
Program processors
Routing
task scheduling
Topology
Online AccessGet full text

Cover

Abstract An optimal Network on Chip topology is generated with reduced area and power consumption. The Firefly algorithm is used for the optimal mapping of each and every Intellectual Property core in a specific application. This method incorporates multiple objectives subject to some constraints based on the information available in the Communication Task Graph. The paper proceeds with two phases. In the first phase the tasks are mapped on the processors and in the second phase the processors are mapped on the network tiles.
AbstractList An optimal Network on Chip topology is generated with reduced area and power consumption. The Firefly algorithm is used for the optimal mapping of each and every Intellectual Property core in a specific application. This method incorporates multiple objectives subject to some constraints based on the information available in the Communication Task Graph. The paper proceeds with two phases. In the first phase the tasks are mapped on the processors and in the second phase the processors are mapped on the network tiles.
Author Kirthiga, K. Indu
Umamaheswari, S.
Abinaya, B. S.
Ashwin, D.
Author_xml – sequence: 1
  givenname: S.
  surname: Umamaheswari
  fullname: Umamaheswari, S.
  email: sainila12@gmail.com
  organization: Dept. of Inf. Technol., Anna Univ. Chromepet, Chennai, India
– sequence: 2
  givenname: K. Indu
  surname: Kirthiga
  fullname: Kirthiga, K. Indu
  email: Indu.kirthiga@gmail.com
  organization: Dept. of Inf. Technol., Anna Univ. Chromepet, Chennai, India
– sequence: 3
  givenname: B. S.
  surname: Abinaya
  fullname: Abinaya, B. S.
  email: joraviabi26@gmail.com
  organization: Dept. of Inf. Technol., Anna Univ. Chromepet, Chennai, India
– sequence: 4
  givenname: D.
  surname: Ashwin
  fullname: Ashwin, D.
  email: ashwindev_rocks@Yahoo.in
  organization: Dept. of Inf. Technol., Anna Univ. Chromepet, Chennai, India
BookMark eNotj01qwzAYRFVoF22aE2SjC9jVXyxpWUzTBkILxXuj2J9sEVsyskLw7ZvQrAZmHgPvBT364AGhDSU5pUS_7cvfal_ljFCeF0oIJtUDWmupqJBaU8IEf0Z1GeaEzcVEwMnMJzw3PbTnwfkOG9_iJlyH0UzTrQgef0O6hHjKgs_K3k04hSkMoVvweb4ROxfBDgs2QxeiS_34ip6sGWZY33OFqt1HVX5lh5_Pffl-yJwmKWOsKJRq2VFK1hJmiTYSqG0ICCvUVmvChSksJ4IegRtJ1dVKbgvNlWqEpnyFNv-3DgDqKbrRxKW-W_M_87tRRQ
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/ICRTIT.2013.6844278
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
EISBN 9781479910243
1479910244
EndPage 662
ExternalDocumentID 6844278
Genre orig-research
GroupedDBID 6IE
6IL
CBEJK
RIE
RIL
ID FETCH-LOGICAL-i90t-226688d2b772d02f09a7e1fc0e4f48599034a6f3041be3a7182017569388c4913
IEDL.DBID RIE
IngestDate Thu Jun 29 18:38:20 EDT 2023
IsPeerReviewed false
IsScholarly false
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i90t-226688d2b772d02f09a7e1fc0e4f48599034a6f3041be3a7182017569388c4913
PageCount 6
ParticipantIDs ieee_primary_6844278
PublicationCentury 2000
PublicationDate 2013-July
PublicationDateYYYYMMDD 2013-07-01
PublicationDate_xml – month: 07
  year: 2013
  text: 2013-July
PublicationDecade 2010
PublicationTitle 2013 International Conference on Recent Trends in Information Technology (ICRTIT)
PublicationTitleAbbrev ICRTIT
PublicationYear 2013
Publisher IEEE
Publisher_xml – name: IEEE
Score 1.5184062
Snippet An optimal Network on Chip topology is generated with reduced area and power consumption. The Firefly algorithm is used for the optimal mapping of each and...
SourceID ieee
SourceType Publisher
StartPage 657
SubjectTerms Algorithm design and analysis
Benchmark testing
core mapping
firefly algorithm
IP networks
Network Routing
Power demand
Program processors
Routing
task scheduling
Topology
Title Cost aware task scheduling and core mapping on Network-on-Chip topology using Firefly algorithm
URI https://ieeexplore.ieee.org/document/6844278
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1Na8IwGA7qaadt6Ng3Oey4aGJi2pzLRAfKGB14k6RNVNRWNDLcr1_Sdo6NHXYLJaUhhT7v2zwfADykCgcCM4Wo4QliTHCkuAyQcmgRpIpiVcijR2M-eGPPk96kBh6PWhitdUE-020_LM7y0zzZ-19lHR4ynwxRB3XXuJVarcpIiGDRGUav8TD2bC3armb-iEwpEKN_CkZfzyqJIsv23qp28vHLhvG_izkDrW9tHnw5os45qOmsCaZRvrNQvsuthlbultD1rA5DvNQcyiyF3qsSrqX3YpjBPIPjkvyN8gxF88UG2jIq4QA9DX4G--47aFYHKFezfLuw83ULxP2nOBqgKjoBLQS2yNVUPAzTrnK1c4q7BgsZaGISrJlhYc8hEGWSG4oZUZrKwLu4uzqCCxqGCROEXoBGlmf6EsCQkBQbSUlPuZs5E4Yyo6gRJAlcr8KuQNPvzXRTmmNMq225_vvyDTjpFnkSnu96Cxp2u9d3DtWtui9e5ycyX6P5
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1NT8IwGG4QD3pSA8Zve_BoR0tLt56JBBSIMTPhtrRbC0TYCIwY_PW2G2I0HrwtzZoubdLnbfd8AHCXKOwLzBSihseIMcGR4tJHyqKFnyiKVSGPHgx595U9jlqjCrjfaWG01gX5THvusfiXn2Tx2l2VNXjAXDLEHti3uN8ipVprayVEsGj02i9hL3R8Lept3_0RmlJgRucIDL5GK6kib946V1788cuI8b-fcwzq3-o8-LzDnRNQ0WkNRO1slUP5Lpca5nL1Bu2p1aKIE5tDmSbQuVXCuXRuDGOYpXBY0r9RlqL2ZLqAeRmWsIGOCD-GHbsTmtkGytk4W07zybwOws5D2O6ibXgCmgqcI1tV8SBImspWzwluGiykr4mJsWaGBS2LQZRJbihmRGkqfefjbisJLmgQxEwQegqqaZbqMwADQhJsJCUtZTtzJgxlRlEjSOzb0wo7BzU3N9GitMeIttNy8XfzLTjohoN-1O8Nny7BYbNIl3Ds1ytQzZdrfW0xPlc3xdJ-Au9Wp0I
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2013+International+Conference+on+Recent+Trends+in+Information+Technology+%28ICRTIT%29&rft.atitle=Cost+aware+task+scheduling+and+core+mapping+on+Network-on-Chip+topology+using+Firefly+algorithm&rft.au=Umamaheswari%2C+S.&rft.au=Kirthiga%2C+K.+Indu&rft.au=Abinaya%2C+B.+S.&rft.au=Ashwin%2C+D.&rft.date=2013-07-01&rft.pub=IEEE&rft.spage=657&rft.epage=662&rft_id=info:doi/10.1109%2FICRTIT.2013.6844278&rft.externalDocID=6844278