Diagrammatic Functional Description of Microprocessor and Data-Flow Processor

This paper discusses a description technique for various kinds of processors. This technique is based on the Symbolic Functional Description Language, which allows logic designers to describe the behavior of hardwares at the register-transfer level in the top-down approach. The SFDL has been applied...

Full description

Saved in:
Bibliographic Details
Published in22nd ACM/IEEE Design Automation Conference pp. 731 - 734
Main Authors Odawara, G., Tomita, M., Ogata, I.
Format Conference Proceeding
LanguageEnglish
Published IEEE 1985
Subjects
Online AccessGet full text

Cover

Loading…
Abstract This paper discusses a description technique for various kinds of processors. This technique is based on the Symbolic Functional Description Language, which allows logic designers to describe the behavior of hardwares at the register-transfer level in the top-down approach. The SFDL has been applied to the description of the internal behavior of a microprocessor and a data-flow processor. As a result, the SFDL has made it possible to describe the instruction set and the behavior of processors correctly in comprehensible diagrams. The SFDL has been proved to be suitable for the description of data-flow processors.
AbstractList This paper discusses a description technique for various kinds of processors. This technique is based on the Symbolic Functional Description Language, which allows logic designers to describe the behavior of hardwares at the register-transfer level in the top-down approach. The SFDL has been applied to the description of the internal behavior of a microprocessor and a data-flow processor. As a result, the SFDL has made it possible to describe the instruction set and the behavior of processors correctly in comprehensible diagrams. The SFDL has been proved to be suitable for the description of data-flow processors.
Author Tomita, M.
Odawara, G.
Ogata, I.
Author_xml – sequence: 1
  givenname: G.
  surname: Odawara
  fullname: Odawara, G.
  organization: Department of Precision Engineering, Faculty of Engineering, University of Tokyo, Tokyo, JAPAN
– sequence: 2
  givenname: M.
  surname: Tomita
  fullname: Tomita, M.
– sequence: 3
  givenname: I.
  surname: Ogata
  fullname: Ogata, I.
BookMark eNo1j7FOwzAURS1RJNrSHYnFP5DwXhwn9lg1BJBawdCBrXqJHWSUxJEdhPh7QJTp3nOHI90VW4x-tIzdIKSIoO-q7S5FrWSKUhWQ5RdsBQp_aiGkXLAllEIlCPB6xTYxvgMAYgYS9JIdKkdvgYaBZtfy-mNsZ-dH6nllYxvc9Evcd_zg2uCn4Fsbow-cRsMrmimpe__JX_73a3bZUR_t5pxrdqzvj7vHZP_88LTb7hOn1JxkwmaiKUvIGsxVaaQhrRBEI8rctHmXZ6UwhF0hqNEkO41QEDZoRJc3oIxYs9s_rbPWnqbgBgpfp_N58Q3QTE-N
ContentType Conference Proceeding
DBID 6IE
6IL
CBEJK
RIE
RIL
DOI 10.1109/DAC.1985.1586024
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Xplore
IEEE Proceedings Order Plans (POP All) 1998-Present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Xplore
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EndPage 734
ExternalDocumentID 1586024
Genre orig-research
GroupedDBID 123
29O
6IE
6IF
6IH
6IK
6IL
6IM
6IN
AAJGR
ACGFS
ACM
ADZIZ
ALMA_UNASSIGNED_HOLDINGS
APO
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
IPLJI
JC5
M43
OCL
RIE
RIG
RIL
RNS
ID FETCH-LOGICAL-i88t-23e23b7702b1487d5da98103b374dc4f4273da1f63ab9a5f9106a1b1d3f4b08d3
IEDL.DBID RIE
ISBN 0818606355
9780818606359
ISSN 0738-100X
IngestDate Wed Jun 26 19:18:42 EDT 2024
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i88t-23e23b7702b1487d5da98103b374dc4f4273da1f63ab9a5f9106a1b1d3f4b08d3
PageCount 4
ParticipantIDs ieee_primary_1586024
PublicationCentury 1900
PublicationDate 19850000
PublicationDateYYYYMMDD 1985-01-01
PublicationDate_xml – year: 1985
  text: 19850000
PublicationDecade 1980
PublicationTitle 22nd ACM/IEEE Design Automation Conference
PublicationTitleAbbrev DAC
PublicationYear 1985
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0001120509
ssj0004161
Score 1.2610735
Snippet This paper discusses a description technique for various kinds of processors. This technique is based on the Symbolic Functional Description Language, which...
SourceID ieee
SourceType Publisher
StartPage 731
SubjectTerms Circuit simulation
Data engineering
Hardware
Instruction sets
Logic circuits
Logic design
Microprocessors
Precision engineering
Process design
Registers
Title Diagrammatic Functional Description of Microprocessor and Data-Flow Processor
URI https://ieeexplore.ieee.org/document/1586024
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3LS8MwGA_bTnrxsYlvcvBou6ZJ2vQozjKEyg4Tdhv5khSG0o7RIfjXm_SxqXjwlgZKm-Qj3_P3-xC6YxBqoyDxhImlZyUEPEkT4dn7MlKJkqDr1gnZSzR9Zc8Lvuih-x0WxhhTF58Z3w3rXL4u1daFysaEu45JrI_6IggbrNY-nkJCR2Wyx0SSmivVSrCjLw0WNfcjse87Ddsy73TPSZe_DJLx5OHRt44499uP_ei6Uiud9Ahl3e82tSZv_rYCX33-YnL873qO0WgP78OzneI6QT1TnKLDb8yEQ5RNVtLVbdWErji1yq-JGWLrp3b3DC5znLl6vnUDNig3WBYaT2QlvfS9_MCzbn6E5unT_HHqtZ0XvJUQlRdSE1KI4yAE6y3FmmuZCBJQoDHTiuXM2jxakjyiEhLJc2tyRJIA0TRnEAhNz9CgKAtzjrBhjHOprNXHKVMgJUSgKIB1Y8JIRPEFGrp9Wa4bbo1luyWXf09foQN3Nk0I5BoNqs3W3FijoILbWhq-AF8Br6U
link.rule.ids 310,311,786,790,795,796,802,4069,4070,27958,55109
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELZKGYCFR4t444GRpEnsvEbUEhVoqg5F6lb5bEeqQElVpULi12M7SQuIgS3xkId98nd3vu87hO4oeEJyiK1IhsxSFgIWI3Fkqf0y4DFnIEzrhHQcDF_p88yftdD9hgsjpTTFZ9LWl-YsXxR8rVNlPdfXHZPoDtpVOO_EFVtrm1FxPS1msmVFukYtVdmwFjB1Zkb90VVP0Bhba-8093FzgunEvcFD31ahuG_Xr_vRd8XATnKI0uaDq2qTN3tdgs0_f2k5_vePjlB3S_DDkw10HaOWzE_QwTdtwg5KBwumK7eMpCtOFPxVWUOsItVmp8FFhlNd0bes6AbFCrNc4AErmZW8Fx940ox30TR5nPaHVt17wVpEUWl5RHoEwtDxQMVLofAFiyPXIUBCKjjNqPJ6BHOzgDCImZ8ppyNgLriCZBScSJBT1M6LXJ4hLCn1fcaV3-cTyoExCIATABXIeEEUhOeoo-dlvqzUNeb1lFz8PXyL9obTdDQfPY1fLtG-XqcqIXKF2uVqLa-Vi1DCjbGML9u5svs
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=22nd+ACM%2FIEEE+Design+Automation+Conference&rft.atitle=Diagrammatic+Functional+Description+of+Microprocessor+and+Data-Flow+Processor&rft.au=Odawara%2C+G.&rft.au=Tomita%2C+M.&rft.au=Ogata%2C+I.&rft.date=1985-01-01&rft.pub=IEEE&rft.isbn=9780818606359&rft.issn=0738-100X&rft.spage=731&rft.epage=734&rft_id=info:doi/10.1109%2FDAC.1985.1586024&rft.externalDocID=1586024
thumbnail_l http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=0738-100X&client=summon
thumbnail_m http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=0738-100X&client=summon
thumbnail_s http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=0738-100X&client=summon