A graph based algorithm for optimal buffer insertion under accurate delay models - Youxin Gao (Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001, 2001)
Keywords: Delay effects; Integrated circuit interconnections; Polynomials; Propagation delay; Shortest path problem; SPICE; Time factors; Transmission lines; Very large scale integration; Wire