Low-Bit Precision Neural Network Architecture with High Immunity to Variability and Random Telegraph Noise based on Resistive Memories

In-memory computing architectures based on Resistive random access memory technologies (RRAM) are a promising candidate for the development of ultra-low power hardware accelerators that could enable the deployment of deep neural networks inference algorithms on energy constrained devices at the edge...

Full description

Saved in:
Bibliographic Details
Published inIEEE International Reliability Physics Symposium proceedings pp. 1 - 6
Main Authors Zanotti, Tommaso, Puglisi, Francesco Maria, Pavan, Paolo
Format Conference Proceeding
LanguageEnglish
Published IEEE 01.03.2021
Subjects
Online AccessGet full text

Cover

Loading…
Abstract In-memory computing architectures based on Resistive random access memory technologies (RRAM) are a promising candidate for the development of ultra-low power hardware accelerators that could enable the deployment of deep neural networks inference algorithms on energy constrained devices at the edge of the communication network. However, the study of the reliability of such circuits is non-trivial due to the intrinsic RRAM devices nonlinearity and stochasticity. For instance, RRAM devices are subject not only to device-to-device and cycle-to-cycle resistance variations but also to Random Telegraph Noise which introduces additional time dependent resistance fluctuations that could result in reduced circuit performance. Previous studies exploited simplified statistical models to show that such device nonidealities may reduce the classification accuracy even when binarized neural networks are employed. However, a circuit reliability analysis based on full circuit-level simulations is still missing. In this work, we develop and train a low-bit precision neural network which employs binary weights and 4-bits activations. We further analyze the impact of RRAM nonidealities (e.g., variability and Random Telegraph Noise) on the classification accuracy by means of full circuit-level simulations enabled by a physics-based RRAM compact model, calibrated on experimental data from the literature. Results show that combining binary weights with low-precision activations allows retaining software-level accuracy even in the presence of Random Telegraph Noise and weight variability.
AbstractList In-memory computing architectures based on Resistive random access memory technologies (RRAM) are a promising candidate for the development of ultra-low power hardware accelerators that could enable the deployment of deep neural networks inference algorithms on energy constrained devices at the edge of the communication network. However, the study of the reliability of such circuits is non-trivial due to the intrinsic RRAM devices nonlinearity and stochasticity. For instance, RRAM devices are subject not only to device-to-device and cycle-to-cycle resistance variations but also to Random Telegraph Noise which introduces additional time dependent resistance fluctuations that could result in reduced circuit performance. Previous studies exploited simplified statistical models to show that such device nonidealities may reduce the classification accuracy even when binarized neural networks are employed. However, a circuit reliability analysis based on full circuit-level simulations is still missing. In this work, we develop and train a low-bit precision neural network which employs binary weights and 4-bits activations. We further analyze the impact of RRAM nonidealities (e.g., variability and Random Telegraph Noise) on the classification accuracy by means of full circuit-level simulations enabled by a physics-based RRAM compact model, calibrated on experimental data from the literature. Results show that combining binary weights with low-precision activations allows retaining software-level accuracy even in the presence of Random Telegraph Noise and weight variability.
Author Pavan, Paolo
Zanotti, Tommaso
Puglisi, Francesco Maria
Author_xml – sequence: 1
  givenname: Tommaso
  surname: Zanotti
  fullname: Zanotti, Tommaso
  email: tommaso.zanotti@unimore.it
  organization: DIEF, Università di Modena e Reggio Emilia,Modena,Italy,41125
– sequence: 2
  givenname: Francesco Maria
  surname: Puglisi
  fullname: Puglisi, Francesco Maria
  organization: DIEF, Università di Modena e Reggio Emilia,Modena,Italy,41125
– sequence: 3
  givenname: Paolo
  surname: Pavan
  fullname: Pavan, Paolo
  organization: DIEF, Università di Modena e Reggio Emilia,Modena,Italy,41125
BookMark eNotkN9OwjAYxavRRECfwMT0BYb92m1tL5GokCASRG9Jt31j1f0hbZHwAj63GLk5v5yb30lOn1y0XYuE3AEbAjB9P10u3uI0SdSQMw5DHbMEmDgjfZBcQaq0kOekB1qoCJSGK9L3_pMxzoRKe-Rn1u2jBxvowmFuve1aOsedM_URYd-5LzpyeWUD5mHnkO5tqOjEbio6bZpda8OBho5-GGdNZuu_atqCLo_RNXSFNW6c2VZ03lmPNDMeC3pcWKK3PthvpC_YdM6ivyaXpak93pw4IO9Pj6vxJJq9Pk_Ho1lkeQIh4lCgKkUGSZYbXSjNMZdQFpobqUDxMpG5lrFIWCIQpZEMQMdFCTLVmUmZGJDbf69FxPXW2ca4w_r0mfgFA_dlHw
ContentType Conference Proceeding
DBID 6IE
6IH
CBEJK
RIE
RIO
DOI 10.1109/IRPS46558.2021.9405103
DatabaseName IEEE Electronic Library (IEL) Conference Proceedings
IEEE Proceedings Order Plan (POP) 1998-present by volume
IEEE Xplore All Conference Proceedings
IEEE Electronic Library (IEL)
IEEE Proceedings Order Plans (POP) 1998-present
DatabaseTitleList
Database_xml – sequence: 1
  dbid: RIE
  name: IEEE Electronic Library (IEL)
  url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/
  sourceTypes: Publisher
DeliveryMethod fulltext_linktorsrc
Discipline Engineering
EISBN 1728168937
9781728168937
EISSN 1938-1891
EndPage 6
ExternalDocumentID 9405103
Genre orig-research
GroupedDBID 29I
6IE
6IF
6IH
6IL
6IN
AAWTH
ABLEC
ADZIZ
AI.
ALMA_UNASSIGNED_HOLDINGS
BEFXN
BFFAM
BGNUA
BKEBE
BPEOZ
CBEJK
CHZPO
IEGSK
IJVOP
OCL
RIE
RIL
RIO
VH1
ID FETCH-LOGICAL-i251t-21de8f3b15bca9d892ec71fd92a78182f57c97435053ee7a701194df1769ba603
IEDL.DBID RIE
IngestDate Wed Aug 27 02:29:33 EDT 2025
IsDoiOpenAccess false
IsOpenAccess true
IsPeerReviewed false
IsScholarly true
Language English
LinkModel DirectLink
MergedId FETCHMERGED-LOGICAL-i251t-21de8f3b15bca9d892ec71fd92a78182f57c97435053ee7a701194df1769ba603
OpenAccessLink http://hdl.handle.net/11380/1245902
PageCount 6
ParticipantIDs ieee_primary_9405103
PublicationCentury 2000
PublicationDate 2021-March
PublicationDateYYYYMMDD 2021-03-01
PublicationDate_xml – month: 03
  year: 2021
  text: 2021-March
PublicationDecade 2020
PublicationTitle IEEE International Reliability Physics Symposium proceedings
PublicationTitleAbbrev IRPS46558
PublicationYear 2021
Publisher IEEE
Publisher_xml – name: IEEE
SSID ssj0020386
Score 2.193457
Snippet In-memory computing architectures based on Resistive random access memory technologies (RRAM) are a promising candidate for the development of ultra-low power...
SourceID ieee
SourceType Publisher
StartPage 1
SubjectTerms Analytical models
BNN
Brain modeling
Compact Modeling
Computer architecture
Data models
Hardware
Resistance
Resistive RAM
RRAM
RTN
Title Low-Bit Precision Neural Network Architecture with High Immunity to Variability and Random Telegraph Noise based on Resistive Memories
URI https://ieeexplore.ieee.org/document/9405103
hasFullText 1
inHoldings 1
isFullTextHit
isPrint
link http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT8JAEN4gJ734AOM7e_BoodtuH3tUIwEjhCAYbqS7O02I2hopGvwB_m532oJoPHjpNs222-w2nZmd7_uGkHMVSztmyrGYFJhm9Gws88Kt0OUxegSSa-QOd3t-e8Rvx964Qi5WXBgAyMFn0MDTPJevUzXHrbKm4LkA3AbZMIFbwdVaBVe2G_olA5jZotkZ9O9RGgzRWw5rlHf-KKGSW5DWNukuxy6AI4-NeSYb6uOXLON_X26H1L-5erS_skK7pALJHtlakxmskc-79N26mmamX1lRh6ImR_RkmhwETi_X0gkUt2Yp4j9oJyePZAuapfTBBNWFpveCRommA3NIn-lwWbeC9tLpDChaRU3NCAOY4e_jDWgXwbwmIK-TUetmeN22yvoL1tR4PZnlMA1h7ErmSRUJHQoHVMBiLZwoMHbeib1AmXDENU6UCxBEAerHcR2zwBcy8m13n1STNIEDQm1Ph1oEtukvuSfNAwULIfYciEC5wA9JDWd08lJIbEzKyTz6-_Ix2cRVLaBgJ6Savc7h1PgGmTzLP4ovbbG7XA
linkProvider IEEE
linkToHtml http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV1LT4NAEN5oPagXH63x7R48CmV571GNTaulaWpremtYdkgaFYylmvoD_N3uAK3VePDCErKwZJcwMzvf9w0h51EsjJhFpsYExzSjY2CZF1vzLTtGj0DYErnDQcdtDuzboTNcIRcLLgwA5OAz0PE0z-XLNJriVlmd27kA3CpZU3bfYQVbaxFeGZbvlhxgZvB6q9e9R3EwxG-ZTC_v_VFEJbchjS0SzEcvoCOP-jQTevTxS5jxv6-3TWrfbD3aXdihHbICyS7ZXBIarJLPdvquXY0z1a-sqUNRlSN8Uk0OA6eXSwkFipuzFBEgtJXTR7IZzVL6oMLqQtV7RsNE0p46pM-0P69cQTvpeAIU7aKkaoQeTPAH8gY0QDivCslrZNC46V83tbICgzZWfk-mmUyCH1uCOSIKufS5CZHHYsnN0FOW3owdL1IBiaXcKAvACz1UkLNlzDyXi9A1rD1SSdIE9gk1HOlL7hmqv7AdoR7ImQ-xY0IIkQX2AanijI5eCpGNUTmZh39fPiPrzX7QHrVbnbsjsoErXADDjkkle53CifIUMnGafyBfXVC-pQ
openUrl ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal&rft.genre=proceeding&rft.title=IEEE+International+Reliability+Physics+Symposium+proceedings&rft.atitle=Low-Bit+Precision+Neural+Network+Architecture+with+High+Immunity+to+Variability+and+Random+Telegraph+Noise+based+on+Resistive+Memories&rft.au=Zanotti%2C+Tommaso&rft.au=Puglisi%2C+Francesco+Maria&rft.au=Pavan%2C+Paolo&rft.date=2021-03-01&rft.pub=IEEE&rft.eissn=1938-1891&rft.spage=1&rft.epage=6&rft_id=info:doi/10.1109%2FIRPS46558.2021.9405103&rft.externalDocID=9405103