Instruction Scheduling with Release Times and Deadlines on ILP Processors
ILP (instruction level parallelism) processors are being increasingly used in embedded systems. In embedded systems, instructions may be subject to timing constraints. An optimising compiler for ILP processors needs to find a feasible schedule for a set of time-constrained instructions. In this pape...
Saved in:
Published in | 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'06) pp. 51 - 60 |
---|---|
Main Authors | , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
2006
|
Subjects | |
Online Access | Get full text |
ISBN | 0769526764 9780769526768 |
ISSN | 2325-1271 |
DOI | 10.1109/RTCSA.2006.39 |
Cover
Abstract | ILP (instruction level parallelism) processors are being increasingly used in embedded systems. In embedded systems, instructions may be subject to timing constraints. An optimising compiler for ILP processors needs to find a feasible schedule for a set of time-constrained instructions. In this paper, we present a fast algorithm for scheduling instructions with precedence-latency constraints, individual integer release times and deadlines on an ILP processor with multiple functional units. The time complexity of our algorithm is O(n 2 logd)+min{O(de), O(ne)}+min{O(ne), O(n 2.376 )}, where n is the number of instructions, e is the number of edges in the precedence graph and d is the maximum latency. Our algorithm is guaranteed to find a feasible schedule whenever one exists in the following special cases: 1) one functional unit, arbitrary precedence constraints, latencies in {0,1}, integer release times and deadlines; 2) two identical functional units, arbitrary precedence constraints, latencies of 0, integer release times and deadlines; 3) multiple identical functional units or multiple functional units of different types, monotone interval-ordered graph, integer release times and deadlines; 4) multiple identical functional units, in-forest, equal latencies, integer release times and deadlines. In case 1) our algorithm improves the existing fastest algorithm from O(n 2 logn)+min{O(ne), O(n 2.376 )} to min{O(ne), O(n 2.376 )}. In case 2) our algorithm improves the existing fastest algorithm from O(ne+n 2 logn) to min{O(ne), O(n 2.376 )}. In case 3) no polynomial time algorithm for multiple functional units of different types was known before |
---|---|
AbstractList | ILP (instruction level parallelism) processors are being increasingly used in embedded systems. In embedded systems, instructions may be subject to timing constraints. An optimising compiler for ILP processors needs to find a feasible schedule for a set of time-constrained instructions. In this paper, we present a fast algorithm for scheduling instructions with precedence-latency constraints, individual integer release times and deadlines on an ILP processor with multiple functional units. The time complexity of our algorithm is O(n 2 logd)+min{O(de), O(ne)}+min{O(ne), O(n 2.376 )}, where n is the number of instructions, e is the number of edges in the precedence graph and d is the maximum latency. Our algorithm is guaranteed to find a feasible schedule whenever one exists in the following special cases: 1) one functional unit, arbitrary precedence constraints, latencies in {0,1}, integer release times and deadlines; 2) two identical functional units, arbitrary precedence constraints, latencies of 0, integer release times and deadlines; 3) multiple identical functional units or multiple functional units of different types, monotone interval-ordered graph, integer release times and deadlines; 4) multiple identical functional units, in-forest, equal latencies, integer release times and deadlines. In case 1) our algorithm improves the existing fastest algorithm from O(n 2 logn)+min{O(ne), O(n 2.376 )} to min{O(ne), O(n 2.376 )}. In case 2) our algorithm improves the existing fastest algorithm from O(ne+n 2 logn) to min{O(ne), O(n 2.376 )}. In case 3) no polynomial time algorithm for multiple functional units of different types was known before |
Author | Jaffar, J. Wu, H. Xue, J. |
Author_xml | – sequence: 1 givenname: H. surname: Wu fullname: Wu, H. organization: Sch. of Comput. Sci. & Eng., New South Wales Univ., NSW – sequence: 2 givenname: J. surname: Jaffar fullname: Jaffar, J. – sequence: 3 givenname: J. surname: Xue fullname: Xue, J. |
BookMark | eNotjMtqwzAURAVNoUmaZVfd6Afs-kqyHsvgvgyGhsRdB8m-blQcuVgOpX9fQzub4TCHWZFFGAIScgdZCpCZh31dHLYpyzKZcnNFVpmSJmdSSbEgS8ZZngBTcEM2MX5mc0QutJFLUpYhTuOlmfwQ6KE5YXvpffig33460T32aCPS2p8xUhta-oi2nfeZZr2sdnQ3Dg3GOIzxllx3to-4-e81eX9-qovXpHp7KYttlXgGYkpQW661QwCr8kZp2zJmcqdd16JjTdcZ0xrmlBDSKCaFEaAdoJQAXEnF-Zrc__16RDx-jf5sx58jSAPMCP4L73ZNDQ |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/RTCSA.2006.39 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Electronic Library (IEL) IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Computer Science |
EndPage | 60 |
ExternalDocumentID | 1691294 |
Genre | orig-research |
GroupedDBID | 6IE 6IF 6IH 6IK 6IL 6IN AAJGR AAWTH ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IPLJI OCL RIE RIL |
ID | FETCH-LOGICAL-i214t-e8a388be11a75c78ad2295b8bfdeb2cff99d92b7446972649418b1e6611376733 |
IEDL.DBID | RIE |
ISBN | 0769526764 9780769526768 |
ISSN | 2325-1271 |
IngestDate | Wed Aug 27 01:36:57 EDT 2025 |
IsDoiOpenAccess | false |
IsOpenAccess | true |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i214t-e8a388be11a75c78ad2295b8bfdeb2cff99d92b7446972649418b1e6611376733 |
OpenAccessLink | http://scholarbank.nus.edu.sg/handle/10635/40858 |
PageCount | 10 |
ParticipantIDs | ieee_primary_1691294 |
PublicationCentury | 2000 |
PublicationDate | 20060000 |
PublicationDateYYYYMMDD | 2006-01-01 |
PublicationDate_xml | – year: 2006 text: 20060000 |
PublicationDecade | 2000 |
PublicationTitle | 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications (RTCSA'06) |
PublicationTitleAbbrev | RTCSA |
PublicationYear | 2006 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0000454896 ssj0003177922 |
Score | 1.3582387 |
Snippet | ILP (instruction level parallelism) processors are being increasingly used in embedded systems. In embedded systems, instructions may be subject to timing... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 51 |
SubjectTerms | Computer aided instruction Computer science Delay Embedded computing Embedded system Optimizing compilers Polynomials Processor scheduling Scheduling algorithm Timing |
Title | Instruction Scheduling with Release Times and Deadlines on ILP Processors |
URI | https://ieeexplore.ieee.org/document/1691294 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT8IwFH4BTp5Qwfg7PXh0QLeuP44GJWDUEISEG1nXLhqTQQQu_vW-doMZ48Fb23TJ1r7le--13_cAbtALEBaBMdAqwQCFY0ty0wssl9omDI0o82qfL3w4Y4_zeF6D2z0XxlrrL5_Zjmv6s3yzTLcuVdZ1wi6hYnWoo5kVXK19PsVJyclSOs71EReF8ocI6DPEAQ0FLaJ2FYdccFaK7-z6stLf7E6m_de74pzC1RD_UXXFg86gCc-71y3umnx0thvdSb9-KTn-93sOoV3R-8h4D1xHULP5MTR39R1I-bu3YDSq5GVx9A1RyZHXicvdkgniFSIg8RwSkuSG3KO5OKd1TXD66GlMShLC8nPdhtngYdofBmXpheA9pGwTWJlEEneL0kTEqZCJcWW_tdSZwVA8zTKljAq1wGBSCfSpFO6qphbBnjp5mCg6gUa-zO0pkNCkCcscY5VxlhmucaOsjBj6CfgQ7Z1By63MYlWoayzKRTn_e_gCDqokyCU0cBXsFboFG33t7eEbWIWt-w |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3PT8IwFH5BPOgJFYy_7cGjAzq6_jga1DAFQhASbmRdu2hMhhG4-Nf7ug1mjAdvbdMl22uX773Xft8DuEEvQFgERk-rCAMUji3JTduzXGobMdxESab2OeS9KXuaBbMK3G65MNba7PKZbbpmdpZvFvHapcpaTtjFV2wHdhH3WZCztbYZFScmJwvxONdHZBQqO0ZAryHwqC9oHrerwOeCs0J-Z9OXpQJnazzpvtzlJxWuiviPuisZ7DzWYLB54fy2yXtzvdLN-OuXluN_v-gAGiXBj4y20HUIFZseQW1T4YEUP3wdwrAUmMXRV8QlR18nLntLxohYiIEkY5GQKDXkHjeMc1uXBKeH_REpaAiLz2UDpo8Pk27PK4oveG8-ZSvPyqgjcb0ojUQQCxkZV_hbS50YDMbjJFHKKF8LDCeVQK9K4bpqahHuqROI6XSOoZouUnsCxDdxxBLHWWWcJYZrXCgrOww9BXyItk-h7iwz_8j1NeaFUc7-Hr6Gvd5k0J_3w-HzOeyXKZELqKJF7CU6CSt9le2Nb63DsUg |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=12th+IEEE+International+Conference+on+Embedded+and+Real-Time+Computing+Systems+and+Applications+%28RTCSA%2706%29&rft.atitle=Instruction+Scheduling+with+Release+Times+and+Deadlines+on+ILP+Processors&rft.au=Wu%2C+H.&rft.au=Jaffar%2C+J.&rft.au=Xue%2C+J.&rft.date=2006-01-01&rft.pub=IEEE&rft.isbn=9780769526768&rft.issn=2325-1271&rft.spage=51&rft.epage=60&rft_id=info:doi/10.1109%2FRTCSA.2006.39&rft.externalDocID=1691294 |
thumbnail_l | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/lc.gif&issn=2325-1271&client=summon |
thumbnail_m | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/mc.gif&issn=2325-1271&client=summon |
thumbnail_s | http://covers-cdn.summon.serialssolutions.com/index.aspx?isbn=/sc.gif&issn=2325-1271&client=summon |