CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (TinyML) Acceleration on FPGAs
Need for the efficient processing of neural networks has given rise to the development of hardware accelerators. The increased adoption of specialized hardware has highlighted the need for more agile design flows for hardware-software co-design and domain-specific optimizations. In this paper, we pr...
Saved in:
Published in | 2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) pp. 157 - 167 |
---|---|
Main Authors | , , , , , , , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
01.04.2023
|
Subjects | |
Online Access | Get full text |
DOI | 10.1109/ISPASS57527.2023.00024 |
Cover
Abstract | Need for the efficient processing of neural networks has given rise to the development of hardware accelerators. The increased adoption of specialized hardware has highlighted the need for more agile design flows for hardware-software co-design and domain-specific optimizations. In this paper, we present CFU Playground- a full-stack open-source framework that enables rapid and iterative design and evaluation of machine learning (ML) accelerators for embedded ML systems. Our tool provides a completely open-source end-to-end flow for hardwaresoftware co-design on FPGAs and future systems research. This full-stack framework gives the users access to explore experimental and bespoke architectures that are customized and co-optimized for embedded ML. Our rapid, deploy-profileoptimization feedback loop lets ML hardware and software developers achieve significant returns out of a relatively small investment in customization. Using CFU Playground's design and evaluation loop, we show substantial speedups between 55 \times and 75 \times. The soft CPU coupled with the accelerator opens up a new, rich design space between the two components that we explore in an automated fashion using Vizier, an open-source black-box optimization service. |
---|---|
AbstractList | Need for the efficient processing of neural networks has given rise to the development of hardware accelerators. The increased adoption of specialized hardware has highlighted the need for more agile design flows for hardware-software co-design and domain-specific optimizations. In this paper, we present CFU Playground- a full-stack open-source framework that enables rapid and iterative design and evaluation of machine learning (ML) accelerators for embedded ML systems. Our tool provides a completely open-source end-to-end flow for hardwaresoftware co-design on FPGAs and future systems research. This full-stack framework gives the users access to explore experimental and bespoke architectures that are customized and co-optimized for embedded ML. Our rapid, deploy-profileoptimization feedback loop lets ML hardware and software developers achieve significant returns out of a relatively small investment in customization. Using CFU Playground's design and evaluation loop, we show substantial speedups between 55 \times and 75 \times. The soft CPU coupled with the accelerator opens up a new, rich design space between the two components that we explore in an automated fashion using Vizier, an open-source black-box optimization service. |
Author | Banbury, Colby Green, Alan V. Callahan, Tim Bushagour, Joseph Warden, Pete Prakash, Shvetank Ansell, Tim Reddi, Vijay Janapa |
Author_xml | – sequence: 1 givenname: Shvetank surname: Prakash fullname: Prakash, Shvetank organization: Harvard University – sequence: 2 givenname: Tim surname: Callahan fullname: Callahan, Tim organization: Google – sequence: 3 givenname: Joseph surname: Bushagour fullname: Bushagour, Joseph organization: Purdue University – sequence: 4 givenname: Colby surname: Banbury fullname: Banbury, Colby organization: Harvard University – sequence: 5 givenname: Alan V. surname: Green fullname: Green, Alan V. organization: Google – sequence: 6 givenname: Pete surname: Warden fullname: Warden, Pete organization: Stanford University – sequence: 7 givenname: Tim surname: Ansell fullname: Ansell, Tim organization: Google – sequence: 8 givenname: Vijay Janapa surname: Reddi fullname: Reddi, Vijay Janapa organization: Harvard University |
BookMark | eNotjE9rwjAcQDPYDpvzG4yR43ao--VPm2S3IqsTKhaqZ0nTX12wphKV4bd3Y4MHD97hPZDbMAQk5JnBhDEwb_O6yus6VSlXEw5cTACAyxsyNspokYIwShi4J35arGnV28s2DufQvtPi3PdJfbJuR5cHDEk9nKNDWkS7x-8h7mg3RLry4UIX1n35gLREG4MPW_rymxflK82dwx6jPfkh0B-KapYfH8ldZ_sjjv89IuviYzX9TMrlbD7Ny8RzkKfEcaEaKzCzTIEBmToOTIvWadZYlYFJM4ZSdsiNkZxrbTR3AKKVyjYCOjEiT39fj4ibQ_R7Gy8bBizVLJPiCpbuU-Q |
CODEN | IEEPAD |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/ISPASS57527.2023.00024 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Xplore POP ALL IEEE Xplore All Conference Proceedings IEEE Xplore: IEL IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE Xplore: IEL url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
EISBN | 9798350397390 |
EndPage | 167 |
ExternalDocumentID | 10158164 |
Genre | orig-research |
GroupedDBID | 6IE 6IL CBEJK RIE RIL |
ID | FETCH-LOGICAL-i204t-c237ba3e6a1709045c20183dc81ba7609561e44fe29942288982c003d47ab30f3 |
IEDL.DBID | RIE |
IngestDate | Wed Aug 27 02:51:12 EDT 2025 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i204t-c237ba3e6a1709045c20183dc81ba7609561e44fe29942288982c003d47ab30f3 |
PageCount | 11 |
ParticipantIDs | ieee_primary_10158164 |
PublicationCentury | 2000 |
PublicationDate | 2023-April |
PublicationDateYYYYMMDD | 2023-04-01 |
PublicationDate_xml | – month: 04 year: 2023 text: 2023-April |
PublicationDecade | 2020 |
PublicationTitle | 2023 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) |
PublicationTitleAbbrev | ISPASS |
PublicationYear | 2023 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
Score | 1.9052627 |
Snippet | Need for the efficient processing of neural networks has given rise to the development of hardware accelerators. The increased adoption of specialized hardware... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 157 |
SubjectTerms | FPGAs Hardware Acceleration Open Source TinyML |
Title | CFU Playground: Full-Stack Open-Source Framework for Tiny Machine Learning (TinyML) Acceleration on FPGAs |
URI | https://ieeexplore.ieee.org/document/10158164 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3LSsNAFB1sV65UrPhmFi50MTGPSTJxV4rxgS2BtNBdmcxDSiUVTRf16703SVUEQcgizCZh7gznZHLOuYRcQFmFJ0XEhAx9xgupmNDGY7HWsY6kDSVHg_NwFN1P-OM0nLZm9doLY4ypxWfGwdv6X75eqhUelcEO90IB_L5DOrDOGrNW6_r13OT6Ic_6eQ78w48d7AqO2YToZP_RNqVGjXSHjDbPa8QiC2dVFY76-BXF-O8X2iW9b4Mezb6gZ49smXKfzAfphGYvco1OjVLfUPy8ZMAm1YKiboTl9UE9TTd6LAqElY7n5ZoOa0mloW3a6jO9xOHh0xXtKwXA1CwTClea3fXfe2SS3o4H96ztpMDmvssrpvwgLmRgIunFbgIsTgHui0ArIK0yxsy5yDOcWwPghJlgIhG-gv2ueSyLwLXBAemWy9IcEgoEySbWtTYRUEaL_ScTq42RghdAhvwj0sN5mr02YRmzzRQd_zF-QraxVo0Y5pR0q7eVOQOcr4rzur6fEdWoBg |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwHA06D3pSceK3OXjQQ2o_0jb1NoZ103UUusFuI82HjEkn2h3mX-8vbaciCEIPJZeW_BLea_re-yF0BWVlDmcBYdx3Cc25IEwqh4RShjLg2ufUGJyTYdAb08eJP2nM6pUXRilVic-UZW6rf_lyIZbmqAx2uOMz4PebaAuAn_q1Xavx_Tp2dNvP0k6WAQNxQ8v0BTfphMbL_qNxSoUb8S4arp9Yy0Xm1rLMLfHxK4zx36-0h9rfFj2cfoHPPtpQxQGadeMxTl_4yng1CnmHzQcmAT4p5tgoR0hWHdXjeK3IwkBZ8WhWrHBSiSoVbvJWn_G1GU4GN7gjBEBTvVAwXHH60Hlvo3F8P-r2SNNLgcxcm5ZEuF6Yc08F3AntCHicAORnnhRAW3loUucCR1GqFcCTSQVjEXMF7HhJQ557tvYOUatYFOoIYaBIOtK21hGDQmrTgTLSUinOaA50yD1GbTNP09c6LmO6nqKTP8Yv0XZvlAymg_7w6RTtmLrV0pgz1CrfluocUL_ML6pafwIPHatT |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2023+IEEE+International+Symposium+on+Performance+Analysis+of+Systems+and+Software+%28ISPASS%29&rft.atitle=CFU+Playground%3A+Full-Stack+Open-Source+Framework+for+Tiny+Machine+Learning+%28TinyML%29+Acceleration+on+FPGAs&rft.au=Prakash%2C+Shvetank&rft.au=Callahan%2C+Tim&rft.au=Bushagour%2C+Joseph&rft.au=Banbury%2C+Colby&rft.date=2023-04-01&rft.pub=IEEE&rft.spage=157&rft.epage=167&rft_id=info:doi/10.1109%2FISPASS57527.2023.00024&rft.externalDocID=10158164 |