Control signal skew scheduling in RT level datapath synthesis - Obata, T.; Kaneko, M. (48th Midwest Symposium on Circuits and Systems, 2005, 2005)
Keywords: Circuit synthesis; Clocks; Control system synthesis; Delay effects; Multiplexing; Processor scheduling; Registers; Sequential circuits; Signal synthesis; System performance