Solder void criteria of BTC component investigation
There are no criteria for Bottom Terminal Component (BTC) solder void except 30% area for BGA solder joints in IPC-A-610F. It means supplier and customer should co-define the criteria for their own products. The solder void ratio control is related to many factors including PCB surface treatment, co...
Saved in:
Published in | 2017 12th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT) pp. 331 - 334 |
---|---|
Main Authors | , |
Format | Conference Proceeding |
Language | English |
Published |
IEEE
01.10.2017
|
Subjects | |
Online Access | Get full text |
Cover
Loading…
Abstract | There are no criteria for Bottom Terminal Component (BTC) solder void except 30% area for BGA solder joints in IPC-A-610F. It means supplier and customer should co-define the criteria for their own products. The solder void ratio control is related to many factors including PCB surface treatment, component soldering terminal condition, solder paste selection, footprint design, stencil aperture design, reflow profile, etc. In this paper, we focus on System in Package (SiP) modules including molding and metal lid types to investigate the impact of void inside BTC solder joint post reflow. The parts include Crystal and QFN that only have solder joint beneath component body. Firstly, to confirm the solder void ratio changes before and after reflow of pre-condition test, humidity absorbing then passing 3 times reflow. Secondly, keep monitoring the reliability test result after Thermal Cycling (TC), Unbiased Highly Accelerated Stress Test (UHAST) and Temperature Humidity Bias (THB). From the data collection known, solder void changed during reflow of pre-condition. Even if the solder void become larger, the solder joint reliability still not become worse and passed all the test items and cycles. It means the risk of BTC solder void won't cause reliability issue in our cases even the void reach 60%. According to this investigation, we don't need to scrape the samples with larger void before reliability test but follow up the test result. This way, we won't waste time and money for re-building a lot for reliability. Furthermore, since the solder joint void had been qualified by reliability test, we can set up a wider window for in-process quality control. |
---|---|
AbstractList | There are no criteria for Bottom Terminal Component (BTC) solder void except 30% area for BGA solder joints in IPC-A-610F. It means supplier and customer should co-define the criteria for their own products. The solder void ratio control is related to many factors including PCB surface treatment, component soldering terminal condition, solder paste selection, footprint design, stencil aperture design, reflow profile, etc. In this paper, we focus on System in Package (SiP) modules including molding and metal lid types to investigate the impact of void inside BTC solder joint post reflow. The parts include Crystal and QFN that only have solder joint beneath component body. Firstly, to confirm the solder void ratio changes before and after reflow of pre-condition test, humidity absorbing then passing 3 times reflow. Secondly, keep monitoring the reliability test result after Thermal Cycling (TC), Unbiased Highly Accelerated Stress Test (UHAST) and Temperature Humidity Bias (THB). From the data collection known, solder void changed during reflow of pre-condition. Even if the solder void become larger, the solder joint reliability still not become worse and passed all the test items and cycles. It means the risk of BTC solder void won't cause reliability issue in our cases even the void reach 60%. According to this investigation, we don't need to scrape the samples with larger void before reliability test but follow up the test result. This way, we won't waste time and money for re-building a lot for reliability. Furthermore, since the solder joint void had been qualified by reliability test, we can set up a wider window for in-process quality control. |
Author | Chun-Chi Chiu Hsun-Fa Li |
Author_xml | – sequence: 1 surname: Chun-Chi Chiu fullname: Chun-Chi Chiu email: eric_chiu@usiglobal.com organization: Universal Global Sci. Ind. Co., Ltd., Tsao Tuen, Taiwan – sequence: 2 surname: Hsun-Fa Li fullname: Hsun-Fa Li email: jona_lee@usiglobal.com organization: Universal Global Sci. Ind. Co., Ltd., Tsao Tuen, Taiwan |
BookMark | eNotj1FLwzAUhaMoOGd_wV7yB1rvTZomeZxF52CiYH0eaXIrka0ZbRn47y24l3MePjgf557d9KknxlYIBSLYx-3bx7puCgGoCyOUsqW6YpnVBpU0VanRVtdsIVBBPjNxx7Jx_AEACQilLBdMfqZDoIGfUwzcD3GiITqeOv7U1Nyn42n29ROP_ZnGKX67Kab-gd127jBSdukl-3p5burXfPe-2dbrXR5Rqykn8GRt26KrBDkdtJFCWq8VUkdotJ3Tls4HL5wnScqr4AK0YBz5Ciq5ZKv_3UhE-9MQj2743V9uyj_RQ0jh |
ContentType | Conference Proceeding |
DBID | 6IE 6IL CBEJK RIE RIL |
DOI | 10.1109/IMPACT.2017.8255945 |
DatabaseName | IEEE Electronic Library (IEL) Conference Proceedings IEEE Proceedings Order Plan All Online (POP All Online) 1998-present by volume IEEE Xplore All Conference Proceedings IEEE Xplore Digital Library IEEE Proceedings Order Plans (POP All) 1998-Present |
DatabaseTitleList | |
Database_xml | – sequence: 1 dbid: RIE name: IEEE/IET Electronic Library (IEL) url: https://proxy.k.utb.cz/login?url=https://ieeexplore.ieee.org/ sourceTypes: Publisher |
DeliveryMethod | fulltext_linktorsrc |
Discipline | Engineering |
EISBN | 9781538647196 1538647192 |
EISSN | 2150-5942 |
EndPage | 334 |
ExternalDocumentID | 8255945 |
Genre | orig-research |
GroupedDBID | 6IE 6IF 6IK 6IL 6IN AAJGR ABLEC ADZIZ ALMA_UNASSIGNED_HOLDINGS BEFXN BFFAM BGNUA BKEBE BPEOZ CBEJK CHZPO IEGSK IPLJI OCL RIE RIL RNS |
ID | FETCH-LOGICAL-i175t-e0ce99bb1a62ea7d783239c751efe1879fe194acdc2ace3e5c5dad0b08aec6063 |
IEDL.DBID | RIE |
IngestDate | Wed Jun 26 19:27:18 EDT 2024 |
IsPeerReviewed | false |
IsScholarly | false |
Language | English |
LinkModel | DirectLink |
MergedId | FETCHMERGED-LOGICAL-i175t-e0ce99bb1a62ea7d783239c751efe1879fe194acdc2ace3e5c5dad0b08aec6063 |
PageCount | 4 |
ParticipantIDs | ieee_primary_8255945 |
PublicationCentury | 2000 |
PublicationDate | 2017-Oct. |
PublicationDateYYYYMMDD | 2017-10-01 |
PublicationDate_xml | – month: 10 year: 2017 text: 2017-Oct. |
PublicationDecade | 2010 |
PublicationTitle | 2017 12th International Microsystems, Packaging, Assembly and Circuits Technology Conference (IMPACT) |
PublicationTitleAbbrev | IMPACT |
PublicationYear | 2017 |
Publisher | IEEE |
Publisher_xml | – name: IEEE |
SSID | ssj0003010434 ssj0001968283 |
Score | 1.6992725 |
Snippet | There are no criteria for Bottom Terminal Component (BTC) solder void except 30% area for BGA solder joints in IPC-A-610F. It means supplier and customer... |
SourceID | ieee |
SourceType | Publisher |
StartPage | 331 |
SubjectTerms | Crystals Data collection Humidity Metals Reliability Soldering Stress |
Title | Solder void criteria of BTC component investigation |
URI | https://ieeexplore.ieee.org/document/8255945 |
hasFullText | 1 |
inHoldings | 1 |
isFullTextHit | |
isPrint | |
link | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV3NS8MwFA_bTnrxYxO_ycGj7dolaZqjDmUKk4Eb7DaSl1eYQivSefCvN2m7TcWDlxBCyQcheS-vv_f7EXLlHlwsk4wHYDkLOM9EYIQBH-awA6kTiCr5tvFTMprxx7mYt8j1JhcGESvwGYa-Wv3LtwWsfKisn3r_l4s2aUul6lytbTxFJenaVL7Unn7EGW-IhuJI9R_Gk5vh1KO5ZNj09ENSpbIo93tkvJ5LDSR5DVelCeHzF03jfye7T3rb3D062VilA9LC_JDsfqMd7BL2XHhtbvpRLC11t4ana9a0yOjtdEg9xrzIXdd0uaXgKPIemd3fTYejoBFPCJbOIygDjACVMibWyQC1tNIdXaZAihgz9BLjrlRcg4WBBmQoQFhtIxOlGsG9atgR6eRuuGNCIXNfJCnGHJBr5Clw0HEitDYoMhOfkK5f_uKt5sdYNCs__bv5jOz4LagBceekU76v8MIZ9tJcVjv6BavWot8 |
link.rule.ids | 310,311,783,787,792,793,799,27937,55086 |
linkProvider | IEEE |
linkToHtml | http://utb.summon.serialssolutions.com/2.0.0/link/0/eLvHCXMwjV07T8MwELZKGYCFR4t4k4GRpElt5zFCRdVCU1UilbpV9vkiFaQEoZSBX4-dpC0gBhbLsiI_ZNl3vnz3fYTc6AcXTQPKbFCM2oyl3JZcgglzqG4gfHBL-bZ47A-m7HHGZw1yu86FQcQSfIaOqZb_8lUOSxMq64TG_2V8i2xrvzr0q2ytTUQl8sOVsXypfH2XUVZTDXlu1BnGk7teYvBcgVP39UNUpbQp_X0Sr2ZTQUlenWUhHfj8RdT43-kekPYme8-arO3SIWlgdkT2vhEPtgh9zo06t_WRL5Sl7w1D2CysPLXuk55lUOZ5pru2FhsSjjxrk2n_IekN7Fo-wV5on6Cw0QWMIik94XdRBCrQh5dGEHAPUzQi47qMmAAFXQFIkQNXQrnSDQWCftfQY9LM9HAnxIJUf-GH6DFAJpCFwEB4PhdCIk-ld0paZvnzt4ohY16v_Ozv5muyM0ji0Xw0HD-dk12zHRU87oI0i_clXmozX8ircne_AGBApio |
openUrl | ctx_ver=Z39.88-2004&ctx_enc=info%3Aofi%2Fenc%3AUTF-8&rfr_id=info%3Asid%2Fsummon.serialssolutions.com&rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&rft.genre=proceeding&rft.title=2017+12th+International+Microsystems%2C+Packaging%2C+Assembly+and+Circuits+Technology+Conference+%28IMPACT%29&rft.atitle=Solder+void+criteria+of+BTC+component+investigation&rft.au=Chun-Chi+Chiu&rft.au=Hsun-Fa+Li&rft.date=2017-10-01&rft.pub=IEEE&rft.eissn=2150-5942&rft.spage=331&rft.epage=334&rft_id=info:doi/10.1109%2FIMPACT.2017.8255945&rft.externalDocID=8255945 |